
HDL Lab 5 Patrik Vahala 515733

Task 5.1

I changed the matrix a's values to be negative. Using matrix calculator I calculated the correct solution:



First I initialized the result, instead of calculating it like so:

```
result_t sw_result[3][3] = {
                     {-870, -906, -942},
{-1086, -1131, -1176},
                     {-1302, -1356, -1410}
            };
68
           result_t hw_result[3][3];//, sw_result[3][3];
           int err_cnt = 0;
           // Generate the expected result
           // Iterate over the rows of the A matrix
           for(int i = 0; i < MAT_A_ROWS; i++) {</pre>
            // for(int j = 0; j < MAT_B_COLS; j++) {</pre>
                  // Iterate over the columns of the B matrix
               // sw_result[i][j] = 0;
                  // Do the inner product of a row of A and \underline{\operatorname{col}} of B
                 // for(int k = 0; k < MAT_B_ROWS; k++) {
                  // sw_result[i][j] += in_mat_a[i][k] * in_mat_b[k][j];
                 // }
```

Test passing after initializing the result:


Test passing with one error mismatch:

```
<terminated > (exit value: 1) Vahala_Patrik_lab5.Debug [C/C++ Application] csim.exe

ERROR: 1 mismatches detected!
{-870},{-906},{-942},
{-1086},{-1131},{-1176},
{-1302},{-1356},{-1410},
}
Test passes.
```

Task 5.2

- ✓ Estimated clock period: 6.816ns
- ✓ Worst case latency: 0.240 us
- ✓ Number of DSP48E utilized in the implementation: 2
- ✓ Number of FFs utilized in the implementation: 66
- ✓ Number of LUTs utilized in the implementation: 365



Task 5.3

Benefit of working with FPGAs writing code in VHDL is that it allows me to model and simulate the system before it is transferred into a real hardware thus saving time(?) and preventing problems. Drawbacks include i.e. the time it takes to model and simulate instead of just going to work on the hardware straight away. I also realized that I can better understand what's happening with real hardware (leds, switches, etc.) instead of the summary that Vivado gives in waves and states. Automatic VHDL code in Vitis HLS is O.K. readability wise.