SYSTEM MODELLING AND SYNTHESIS WITH HDL

DTEK0078
2022 Introduction to FPGAs Lecture



FPGAs



A type of integrated circuit (IC) that can be programmed


FPGA Facts



Up to two million logic cells that can be configured




Ability to be dynamically reconfigured



Basic FPGA Architecture

FPGA
Architecture with
Reconfigurable
Logic Blocks




Modern FPGA Architecture


- Embedded memories for distributed data storage
- Phase-locked loops (PLLs) for driving the FPGA fabric at different clock rates
- High-speed serial transceivers
- Off-chip memory controllers
- Multiply-accumulate blocks

Modern FPGA Architecture

FPGA Architecture with CLBs and embedded components



Building Blocks



(1) LUT

Most basic building block

Implements any logic function with a truth table

An N-input LUT can access up to 2^N memory locations


This gives a total of 2^N different functions that a LUT can implement

A typical value in Xilinx is N=6



(1) LUT

Functional
Representation of a
LUT as a Collection
of Memory Cells



(2) FLIP-FLOP

Basic storage unit

Always paired with a LUT


Latches data and synchronizes the output with the clock cycle

Includes: data input, clock input, clock enable, reset and data output



(2) FLIP-FLOP

Structure of a flip-flop with key inputs/outputs



(3) DSP Blocks

Most complex computational unit

It is an arithmetic logic unit (ALU)


Composed of three blocks: add/subtract + multiply + add/subtract/accumulate

Can implement	r = a(b+c) - d
	r += a(b+c)
Cannot implement	r += a(b+c) - d



(3) DSP Blocks

Structure of a DSP Block with available operations (order matters!)



X13497

(4) Storage Elements


Random Access Memory (RAM), Read-Only Memory (ROM), Shift Registers (SR)

The elements in the FPGA are block RAMs (BRAM), UltraRAM blocks (URAMS), LUTs and SRLs	BRAM is a dual-port RAM, can implement RAM or ROM
	URAMs provide 8x storage capacity of BRAMs and are available in Xilinx Ultrascale+ devices
LUTs are the fastest memory on FPGAs	Flexible location
	64-bit memories (distributed memories)
Shift registers are mainly used for chain operations	For example, a filter represented by a chain of multipliers





(3) Storage Elements

Storage elements can be found in different places around the FPGA fabric.




Summary of Components






The Zedboard




PS and PL

Processing System Programmable Logic




AXI Interface

PS - PL - I/O




PL

The FPGA fabric



Vivado Workflow




(1) Vivado Workflow

→ PROJECT MANAGER Settings Add Sources Language Templates ☐ IP Catalog ✓ IP INTEGRATOR Create Block Design Open Block Design Generate Block Design ✓ SIMULATION Run Simulation

- ▼ RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - ⅓ Schematic
- ▼ SYNTHESIS
 - Run Synthesis
 - > Open Synthesized Design
- ▼ IMPLEMENTATION
 - Run Implementation
 - > Open Implemented Design
- ▼ PROGRAM AND DEBUG
 - Generate Bitstream
 - > Open Hardware Manager



(1) Design Entry






(1) Design Entry

```
MARKULL MESTE
          50
                                 ADC_div <= "010011";
                                                                  -- divide by 100
          51
                           end case;
          52
                        else
          53
                           ADC_div <= (unsigned(ADC_div) - 1);
          54
                        end if:
          55
                     end if:
          56
                  end process:
                                    -- ClkDivP
          57
          58
                  ClkLatch : process(RegStrb, SeqReset)
          59
          60
                    if SeqReset = '0' then
          61
                        ClkSel <= "100";
                     elsif RegStrb = 'l' and RegStrb'event then
DAY 500
          63
                        case RegSel is
          64
STR 53
          65
                           when "01" =>
          66
                              ClkSel <= InByte(2 downto 0);</pre>
                           when "10" =>
          68
                           when others =>
          69
                        end case:
          70
                     end if:
          71
                  end process;
                                       -- ClkLatch
          72
          73
                  ADC_Clk <= ADCClk;
          74
               end Behavioral;
```



(1) Design Entry





(2) RTL Analysis

Syntax checks

Mapping design to functional logic blocks (gates, adders, registers, muxes...)

You can see the functional block design in "Open Elaborated Design"

You can also look at the "schematic"



(3) Behavioral Simulation

Fastest simulation

Assumes zero delays between blocks

You need to create a testbench

Useful to confirm functionality of the design



(3) Behavioral Simulation





(4) Synthesis

Map functional blocks to target architecture (Xilinx CLBs)


Each CLB has 4 6-input LUTs, 8 FF

Synthesis tries to find most optimal mapping

Schematic does not show functionality (LUTs are "black boxes")



(4) Synthesis





(5) Post-synthesis Simulation

Functional simulation: check that no erroneous behavior after synthesis

Introduces logic block timing but no routing timing





(6) Implementation

Floorplanning (large units)


Placement (CLBs)

Routing

Takes into account timing, area and power constraints



(6) Implementation





(7) Post-implementation Simulation

After placing and routing

Timing takes into account the path delays

Also output load delays




(8) Timing analysis

Detect longest paths


Check worst slack

You can select paths in the implemented design to find the logic involved






(9) Bitstream Generation and Programming





IP-Centric Design for FPGAs




Vivado Design Suite

Provides an intellectual property (IP) centric design.


The IP modules can come from different sources:

Vivado packaged HDL designs, Vivado HLS packaged IP designs, or third-party IP (for example, created in Matlab or other tools).





IP-Centric Design Flow





Packaging IP in Vivado


Package a VHDL/Verilog design in Vivado

Package a C/C++/SystemC design in Vivado HLS

OOC Synthesis means that inputs and outputs are out of context, i.e., not tied to specific ports defined in a constraint file.




Vitis HLS





Platform Transformation



Xilinx Vivado High-Level Synthesis (HLS) compiler

Programming environment

Compiles C/C++ programs, but for a different target platform

Ideal for computationally intensive tasks



Vivado HLS analyzes a program in terms of

Operations

Conditional statements

Loops

Functions



Dynamic Memory Allocation

Processor Code

```
void foo(.....)
{
   int *A = (int *)malloc(10 * sizeof(int));
```

FPGA Code

```
void foo(.....)
{
   int A[10];
   ....
}
```

Still C/C++ code, but no dynamic memory allocation!! ③



free(A);

Memory Allocation in FPGAs

The Vivado HLS compiler builds a memory architecture that is tailored to the application.

Current state-of-the-art compilers for FPGAs, such as Vivado HLS, require that the memory requirements of an application are fully analyzable at compile time.

The benefit of static memory allocation is that Vivado HLS can implement depending on the computation in the algorithm, as registers, shift registers, FIFOs, or BRAMs.



Memory Allocation in FPGAs

Registers

- Fastest access
- Each element is independent, no address

Shift Registers

- Each element is used in different parts
- Accessing all data or shifting all one position in a clock cycle

FIFO

- Singe entry, single exit structure
- No address, used e.g. in loops or functions

BRAM

- Embedded RAM into the FPGA
- Accessible by both PS and PL





What you cannot do with Vitis HLS...

С	C++
malloc()	new()
calloc()	delete()
free()	

Functions Used in Dynamic Memory Management





Program Execution on FPGAs



Program Execution on a Processor

$$z = a + b$$
;
LD a, \$R1
LD b, \$R2
ADD \$R1,\$R2,\$R3
ST \$R3, C

An addition translates into 4 instructions in assembly code





Program Execution on an FPGA

16 bit integer gets implemented as 16 LUTs by Vivado HLS

The LUTs used for the addition are exclusively for that purpose

Memory is allocated as close as possible to the computing circuit




Program Execution on an FPGA

Scheduling: identify data dependencies. This process is manual process when writing VHDL/Verilog but Vivado HLS takes care of it.


Pipelining: increase the level of parallelism avoiding data dependencies. Divide the implemented circuit into a chain of independent stages.




Pipelining




$$y = (a \times x) + b + c$$







Pipelining



All values known at the start

Only one result at a time

Boxes represent registers

Computation takes three clock cycles

However the different stages can execute in parallel



CPU vs FPGA

Clock frequency

Cores

Memory operations with memory banks

Throughput

Area

Memory banks and distributed memories



Extras




As a general rule...

In combinational logic, the output is a function of the inputs only. Can be described both with processes and concurrent statements.


In sequential logic, there is an internal state. The output is then a function of both the inputs and the internal state. The design style is typically synchronous with Flip Flops.








Combinational logic








Sequential logic (synchronous)

```
m1 <= unsigned(a)*unsigned(b)
m2 <= m1*unsigned(c)
y <= std_logic_vector(m1) + d
when rising_edge(clk);
when rising_edge(clk);</pre>
```





Pipelined logic (synchronous)




And remember...

Sequential logic is NOT the same as sequential statements.

You can implement both types of logic with concurrent or sequential statements (with or without processes).

When creating synchronized circuits, FF are often better than latches.







Loop unrolling factor of 2:

```
int sum = 0;
for(int i = 0; i < 10; i+=2) {
    sum += a[i];
    sum += a[i+1];
}</pre>
```

In Vivado HLS, we can specify the unroll factor with a pragma

```
int sum = 0;
for(int i = 0; i < 10; i++) {
#pragma HLS unroll factor=2
    sum += a[i];
}</pre>
```




The main limitations to pipelining are data dependencies. For example, in the following example the instructions of consecutive iterations are not independent. However, this is a simple case where you could still parallelize the code (but not with loop unrolling).

```
for (i = 1; i < N; i++)
mem[i] = mem[i-1] + i;
```



Another pipelining limitation is the amount of resources. If the loop is pipelined with an initiation interval of one, there are two read operations. If the memory has only a single port, then the two read operations cannot be executed simultaneously and must be executed in two cycles.







https://tiers.utu.fi