
SYSTEM MODELLING AND SYNTHESIS WITH HDL


DTEK0078 2022 Lecture 8



Finite State Machines







Finite State Machine

- A finite state machine (FSM) is an abstraction of a sequential circuit whose possible internal states are enumerated by the designer
- The FSM is always in exactly one state (called its current state) and can transition to a different state in response to an event
- To design an FSM, we must specify its
 - states, input signals, output signals, next-state function, and output function
- The outputs of an FSM may depend on its current state and current inputs



Finite State Machine

- Can be implemented as single process or two process ways
 - single-process FSM: all the blocks are implemented in the same process statement
 - two-process FSM: the most common division is to code the state register as a clocked process and the next state and output logic blocks as a combinational process



```
architecture single proc of turnstile fsm is architecture two proc of turnstile fsm is
begin
                                                 type state type is (locked, unlocked);
 process (clock, reset)
                                                 signal current state, next state:
   type state type is (locked, unlocked);
                                                   state type;
   variable state: state type;
                                               begin
                                                 -- State register:
 begin
   -- Single process for state register,
                                                 process (clock, reset) begin
   -- next-state logic, and output logic:
                                                   if reset then
   if reset then
                                                     current state <= locked;</pre>
     state := locked:
                                                   elsif rising_edge(clock) then
     lock <= '1';
                                                     current state <= next state;</pre>
   elsif rising edge(clock) then
                                                   end if;
     case state is
                                                 end process;
       when locked =>
         if ticket accepted then
                                                 -- Next-state and output logic:
           lock <= '0';
                                                 process (all) begin
                                                   case current state is
           state := unlocked;
         else
                                                     when locked =>
           lock <= '1';
                                                       if ticket accepted then
           state := locked;
                                                         lock <= '0';
         end if:
                                                         next state <= unlocked;</pre>
       when unlocked =>
                                                       else
         if pushed through then
                                                         lock <= '1';
           lock <= '1';
                                                         next state <= locked;</pre>
           state := locked;
                                                       end if;
         else
                                                     when unlocked =>
           lock <= '0';
                                                       if pushed_through then
           state := unlocked;
                                                         lock <= '1';
         and if.
                                                         nevt state <- locked.
```

Single

- + entirely encapsulated implementation within the process
- + a single object to keep the state
- + no risk of accidental latches
- all outputs are registered by default
- may become too complicated


```
architecture single proc of turnstile fsm is architecture two proc of turnstile fsm is
begin
                                                 type state type is (locked, unlocked);
 process (clock, reset)
                                                 signal current state, next state:
   type state type is (locked, unlocked);
                                                   state type;
   variable state: state_type;
                                               begin
                                                 -- State register:
 begin
   -- Single process for state register,
                                                 process (clock, reset) begin
                                                   if reset then
   -- next-state logic, and output logic:
   if reset then
                                                     current state <= locked;</pre>
     state := locked;
                                                   elsif rising_edge(clock) then
     lock <= '1';
                                                     current state <= next state;</pre>
   elsif rising edge(clock) then
                                                   end if;
     case state is
                                                 end process;
       when locked =>
         if ticket accepted then
                                                 -- Next-state and output logic:
           lock <= '0';
                                                 process (all) begin
                                                   case current state is
           state := unlocked;
                                                     when locked =>
         else
           lock <= '1';
                                                       if ticket accepted then
           state := locked;
                                                         lock <= '0';
         end if:
                                                         next state <= unlocked;</pre>
       when unlocked =>
                                                       else
         if pushed through then
                                                         lock <= '1';
           lock <= '1';
                                                         next state <= locked;</pre>
           state := locked;
                                                       end if:
         else
                                                     when unlocked =>
           lock <= '0';
                                                       if pushed_through then
           state := unlocked;
                                                         lock <= '1';
         and if.
                                                         nevt state <- locked.
```

Two

- + Output are registered or not
- + Each process has a clear task
- Bad design leads unwanted latches
- may become too complicated

Finite State Machine

 An FSM can be implemented as a synchronous digital circuit using a register to keep its current state, and combinational logic to implement the next-state and output functions





VHDL outline for Moore Machine

```
type statemachine is (S0, S1, ..., SX);
signal state: statemachine;
Moore: process(clock, reset)
begin
  if (reset = '1') then state <= S0;
  elsif (clock = '1' and clock'event) then
    case state is
      when S0 =>
       if input = '1' then state <= S1;
       else state <= S0;</pre>
       end if;
      when S1 =>
     . . .
    end case;
  end if;
end process;
output <= '1' when state = SX else '0';
```



VHDL outline for Mealy Machine

```
type statemachine is (S0, S1, ..., SX);
signal state: statemachine;
Mealy: process(clock, reset)
begin
  if (reset = '1') then state <= S0;
  elsif (clock = '1' and clock'event) then
    case state is
      when S0 =>
       if input = '1' then state <= S1;
       else state <= S0;</pre>
       end if;
      when S1 =>
      . . .
    end case;
  end if;
end process;
output \leq '1' when (state = SX-1 and input = '0|1') else '0';
```



Generics




Generics

 Generics allow a design to be described so that its structure can be altered easily during the instantiation of the module

Generic Example

 Generics are visible in the entity in which it is declared as well as in the corresponding architecture body





Up Counter

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity Counte3 is
port( clk : in std logic;
      reset: in std logic;
      count: out std_logic vector(3 downto 0));
end Counte3;
architecture behavioural of Counte3 is
  signal counting: std logic vector(3 downto 0);
begin
  process (clk, reset)
    begin
      if reset = '0' then
         counting <= "0000";</pre>
      elsif (rising edge(clk)) then
         counting <= counting + 1;</pre>
      end if;
  end process;
  count <= counting;</pre>
end behavioural;
```



Up Counter

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity Counte3 is
generic( w: natural := 4)
port( clk: in std logic;
      reset: in std logic;
      count: out std logic vector(w-1 downto 0));
end Counte3;
architecture behavioural of Counte3 is
  signal counting: std logic vector(w-1 downto 0);
begin
 process (clk, reset)
    begin
      if reset = '0' then
         counting <= (others => 0);
      elsif (rising edge(clk)) then
         counting <= counting + 1;</pre>
      end if;
    end process;
  count <= counting;</pre>
end behavioural:
```



Port Mapping with Generics

```
entity Counte3 is
       generic( w: natural := 4)
       port( clk: in std logic;
                 reset: in std logic;
                 count: out std logic vector(w-1 downto 0));
       end Counte3;
       entity work.counter (behavioural)
c1:
               generic map (16)
               port map (m clk, m reset, m count1);
       entity work.counter (behavioural)
c2:
               generic map (12)
               port map (m clk, m reset, m count2);
c3:
       entity work.counter (behavioural)
               generic map (w \Rightarrow 16)
               port map (m clk, m reset, m count3);
```



Port Mapping with Generics (VHDL-2008)

```
generic ( type T; constant init val : T );
signal v : T := init val;
entity Counte3 is
  generic( type data type)
  port(clk: in std logic;
        reset: in std logic;
        count: out data type);
end Counte3;
c1: entity work.counter (behavioural)
       generic map (data type => std logic vector(3 downto 0))
               port map (m clk, m reset, m count);
```



Port Mapping with Generics (VHDL2008)

NOTE

- To use types in generics requires one to be careful!
- For example, arithmetic operators are not defined for all the available types



