LYNXLINE

Professional Software Development Services

	Home	Blogs	Projects	About	Services	Career	Contact Us	
--	------	-------	----------	-------	----------	--------	------------	--

Lab 14, interrupts, part 3

By ADMIN | Published: APRIL 16, 2013

Now we can study the C part of handling interrupts.

But before we start remember that we need to install stack pointers to appropriate modes:

```
01
    void
02
    trapinit(void)
03
        Vpage0 *vpage0;
04
        /* set up the exception vectors */
05
        vpage0 = (Vpage0*)HVECTORS;
06
        memmove(vpage0->vectors, vectors, sizeof(vpage0->vectors));
07
        memmove(vpage0->vtable, vtable, sizeof(vpage0->vtable));
08
09
        setr13(PsrMfiq, m->fiqstack+nelem(m->fiqstack));
10
        setr13(PsrMirq, m->irqstack+nelem(m->irqstack));
11
        setr13(PsrMabt, m->abtstack+nelem(m->abtstack));
12
        setr13(PsrMund, m->undstack+nelem(m->undstack));
13
14
    }
15
16
    TEXT setr13(SB), $-4
                4(FP), R1
17
        MOVW
18
        MOVW
                CPSR, R2
19
                $PsrMask, R2, R3
        BIC
20
        ORR
                R0, R3
                                 /* switch to new mode */
                R3, CPSR
21
        MOVW
                                 /* return old sp */
22
                SP, R0
        MOVW
                R1, SP
23
                                 /* install new one */
        MOVW
                                 /* switch back to old mode */
24
        MOVW
                R2, CPSR
25
        RET
```

Have a look at *trap(Ureq *)*.

First worth to check that kernel stack is not overflow, otherwise we have no choice than "deat screen":

```
int rem, itype;
02
    if(up != nil)
03
04
        rem = ((char*)ureg)-up->kstack;
    else rem = ((char*)ureg)-(char*)m->stack;
05
06
    if(ureg->type != PsrMfiq && rem < 256) {</pre>
07
08
        panic("trap %d stack bytes remaining (%s), "\
09
               "up=#%8.8lux ureg=#%8.8lux pc=#%8.8ux"
               ,rem, up?up->text:"", up, ureg, ureg->pc);
10
        for(;;);
11
12 }
```

(Later we can use *delay()* and *reboot()* in such case to prevent frozing)

Adjust *ureg->pc*

```
itype = ureg->type;
/* All interrupts/exceptions should be resumed at ureg->pc-4,
    except for Data Abort which resumes at ureg->pc-8. */
if(itype == PsrMabt+1)
    ureg->pc -= 8;
else ureg->pc -= 4;

/* All interrupts/exceptions should be resumed at ureg->pc-4,
    except for Data Abort which resumes at ureg->pc-8. */
if(itype == PsrMabt+1)
    ureg->pc -= 8;
else ureg->pc -= 4;
```

Categories

- Blog
- Boost
- <u>C++</u>
- Cryptography
- Embedding
- Hybrids
- <u>Inferno OS</u>
- <u>MacAppStore</u>
- Misc
- Models
- Projects
- PvQt
- PySide
- <u>Qt</u>
- OtSpeech
- Raspberry Pi
- Research
- <u>Ru</u>
- <u>TogMeg</u>
- <u>Trac</u>
- <u>TTS</u>
- Tutorial
- <u>Undo</u>
- Web

```
up->pc = ureg->pc;
up->dbgreg = ureg;
11 }

Now we can have a switch of type. Break from switch will mean kernel panic:
```

```
default:
    1
    2
      faultpanic:
    3
               setpanic();
               dumpregs(ureg);
    5
               panic("exception %uX %s\n", ureg->type, trapname(ureg->type));
    6
    7
All cases:
  01
           switch(itype) {
  02
           case PsrMirq:
   03
               t = m->ticks;
                                 /* CPU time per proc */
                              /* no process at interrupt level */
  04
               up = nil;
   05
  06
               //todo:irq(ureg);
   07
  08
               up = m->proc;
               preemption(m->ticks - t);
   09
  10
               break;
   11
  12
           case PsrMund:
  13
               panic("Undefined instruction");
               if(*(ulong*)ureg->pc == BREAK && breakhandler) {
  14
   15
                   int s;
                   Proc *p;
  16
   17
  18
                   p = up;
  19
                   s = breakhandler(ureg, p);
                   if(s == BrkSched) {
   20
   21
                       p->preempted = 0;
   22
                       sched();
   23
                   } else if(s == BrkNoSched) {
                       /* stop it being preempted until next instruction */
  24
   25
                       p->preempted = 1;
  26
                       if(up)
   27
                            up->dbgreg = 0;
  28
                       return;
   29
                   break;
  30
   31
   32
               if(up == nil) goto faultpanic;
               spllo();
   33
               if(waserror()) {
   34
   35
                   if(waslo(ureg->psr) && up->type == Interp)
  36
                       disfault(ureg, up->env->errstr);
                   setpanic();
   37
   38
                   dumpregs(ureg);
                   panic("%s", up->env->errstr);
   39
  40
      //
               if(!fpiarm(ureg)) {
   41
  42
      //
                   dumpregs(ureg);
                   sys_trap_error(ureg->type);
   43
      //
  44
      //
   45
               poperror();
46
               break;
   47
  48
           case PsrMsvc: /* Jump through 0 or SWI */
  49
               if(waslo(ureg->psr) && up && up->type == Interp) {
  50
                   spllo();
                   dumpregs(ureg);
   51
 52
                   sys_trap_error(ureg->type);
   53
  54
               setpanic();
   55
               dumpregs(ureg);
  56
               panic("SVC/SWI exception");
   57
               break;
58
   59
           case PsrMabt: /* Prefetch abort */
               if(catchdbg && catchdbg(ureg, 0))
  60
                   break;
   61
  62
               /* FALL THROUGH */
           case PsrMabt+1: /* Data abort */
   63
  64
               if(waslo(ureg->psr) && up && up->type == Interp) {
```

65

spllo();

Check booting that nothing is broken:

```
## Starting application at 0x00008000 ...
Entered main() at 00009074 with SP=00002FE8
Clearing Mach: 00002000-00002060
Clearing edata: 00065708-0006C830
Conf: top=134217728, npage0=32659, ialloc=26750976, nproc=735

ARM 0 MHz id 410fb767
Inferno OS Fourth Edition (20121207) Vita Nuova
to inifinite loop
```

FILES:

fns.h

dat.h

<u>intr.s</u>

trap.c

dump.c

main.c

armv6.s

This entry was posted in *Blog*, *Inferno OS*, *Raspberry Pi*, *Research*. Bookmark the *permalink*. *Post a comment* or leave a trackback: *Trackback URL*.

« Lab 13, interrupts, part 2

Lab 15, Eve, Hello World from Limbo! »



Copyright LynxLine. All rights reserved. Powered by lynxline.com, WordPress