LYNXLINE


Professional Software Development Services

Home	Blogs	Projects	About	Services	Career	Contact Us
------	-------	----------	-------	----------	--------	------------

Lab 8, memory model

By ADMIN | Published: JANUARY 24, 2013

Now time to have a look at memory model. The BCM2835 gives next picture:



Actually when U-Boot pass the control, we have memory model equal to just physical addresses (middle column), so we just do not do anything we can perfectly sit with memory model equal with physical.

So then, our kernel is loaded at 0×8000, which is 32KB, and we are going to use the low 0-0×8000 memory part for kernel structures and kernel stack (which is not expected to be too much)

Now back to loader, we need to do some specific arm things before passing control: first we need to disable interrupts:

```
1 MOVW $(PsrDirq|PsrDfiq|PsrMsvc), R1 /* SVC mode: interrupts disabled */
2 MOVW R1, CPSR
```

Set address for stack: we decided to put *Mach* structure at address 0×2000 (8KB), so let's have a stack at MACHADDR+BY2PG (added a page 4KB) = 12KB, as result we will have stack area for kernel as 0×3000-0×8000 (12KB-32KB). It is 20KB, which is expected as enough of all kernel routines.

Categories

- Blog
- Boost
- <u>C++</u>
- Cryptography
- Embedding
- Hybrids
- Inferno OS
- <u>MacAppStore</u>
- Misc
- Models
- Projects
- <u>PyQt</u>
- <u>PySide</u>
- Qt
- QtSpeech
- Raspberry Pi
- Research
- <u>Ru</u>
- <u>TogMeg</u>
- Trac
- <u>TTS</u>
- <u>Tutorial</u>
- <u>Undo</u>
- Web

```
1 MOVW $(MACHADDR+BY2PG-4), SP /* stack; 4 bytes for link */
```

Enable cycle counter:

```
1 MOVW $1, R1
2 MCR CpSC, 0, R1, C(CpSPM), C(CpSPMperf), CpSPMctl
```

Enable caches:

```
1 MRC CpSC, 0, R0, C(CpCONTROL), C(0), CpMainctl
2 ORR $(CpChv|CpCdcache|CpCicache), R0
3 MCR CpSC, 0, R0, C(CpCONTROL), C(0), CpMainctl
4 MOVW $0, R0
5 MCR CpSC, 0, R0, C(CpCACHE), C(CpCACHEinvi), CpCACHEwait
```

(these codes I took from 9pi, so may not good explain step-by-step, I would appreciate if pointed to much better description of all specifics).

Resulting **load.s**:

```
#include "mem.h"
  01
02
      #include "armv6.h"
  03
      TEXT start(SB), 1, $-4
  04
          MOVW
                  $setR12(SB), R12
                                       /* static base (SB) */
  05
                  $(PsrDirq|PsrDfiq|PsrMsvc), R1 /* SVC: interrupts disabled */
  06
          MOVW
                  R1, CPSR
          MOVW
  07
  08
                  $(MACHADDR+BY2PG-4),SP /* stack; 4 bytes for link */
          MOVW
  09
  10
          MOVW
  11
                  CpSC, 0, R1, C(CpSPM), C(CpSPMperf), CpSPMctl /* counter */
  12
          MCR
  13
                  CpSC, 0, R0, C(CpCONTROL), C(0), CpMainctl /* caches */
          MRC
  14
                  $(CpChv|CpCdcache|CpCicache), R0
  15
          ORR
  16
          MCR
                  CpSC, 0, R0, C(CpCONTROL), C(0), CpMainctl
          ISB
  17
  18
  19
          BL
                  ,main(SB)
```

File armv6.h with all needed constants I took from 9pi sources.

FILES:

<u>load.s</u>

armv6.h

This entry was posted in *Blog*, *Inferno OS*, *Raspberry Pi*, *Research*. Bookmark the *permalink*. *Post a comment* or leave a trackback: *Trackback URL*.

« About Boost Multi-index Containers

Lab 9, coding assembler part »



Copyright LynxLine. All rights reserved. Powered by lynxline.com, WordPress