LYNXLINE

Professional Software Development Services

	Home	Blogs	Projects	About	Services	Career	Contact Us	
--	------	-------	----------	-------	----------	--------	------------	--

Lab 13, interrupts, part 2

By ADMIN | Published: APRIL 14, 2013

Time to write a code to process interrupts.

All interrupts that happens in system use the vector of interrupts (8 of them) which is located at **oxffffooo** (high memory case). This vector contains addresses that CPU should pass execution to.

1.	+00	Reset
2.	+04	Undefined
3.	+08	SWI
4.	+oC	Prefetch abort
5.	+10	Data abort
6.	+14	Reserved
7.	+18	IRQ
8.	+1C	FIQ

In main() we have to call function called trapinit() to do all initializations of interrupts handling.

Example: when interrupt happens – say IRQ (number 7), then cpu will pass execution to **oxffffoooo+18**. Our task is to initialize that place with codes that will pass execution to specific calls in kernel.

It is done in next way: in assembler file **intr.s** we create two functions:

```
TEXT vectors(SB), $-4
                                   /* reset */
                  0x18(PC), PC
  02
          MOVW
                   0x18(PC), PC
                                   /* undefined */
  03
          MOVW
04
          MOVW
                   0x18(PC), PC
                                   /* SWI */
  05
          MOVW
                   0x18(PC), PC
                                   /* prefetch abort */
  06
          MOVW
                   0x18(PC), PC
                                   /* data abort */
  07
          MOVW
                   0x18(PC), PC
                                   /* reserved */
08
                                   /* IRQ */
          MOVW
                   0x18(PC), PC
                                   /* FIQ */
  09
          MOVW
                   0x18(PC), PC
  10
      TEXT vtable(SB), $-4
  11
  12
                   $_vsvc(SB)
                                   /* reset, in svc mode already */
          WORD
  13
          WORD
                   $_vund(SB)
                                   /* undefined, switch to svc mode */
                  $_vsvc(SB)
                                   /* swi, in svc mode already */
14
          WORD
  15
                                   /* prefetch abort, switch to svc mode */
          WORD
                   $_vpab(SB)
  16
          WORD
                   $_vdab(SB)
                                   /* data abort, switch to svc mode */
                   $_vsvc(SB)
  17
          WORD
                                   /* reserved */
  18
          WORD
                   $_virq(SB)
                                   /* IRQ, switch to svc mode */
  19
          WORD
                   $_vfiq(SB)
                                   /* FIQ, switch to svc mode */
  20
      TEXT _vund(SB), $-4
  21
  22
```

Categories

- Blog
- Boost
- <u>C++</u>
- Cryptography
- <u>Embedding</u>
- Hybrids
- Inferno OS
- MacAppStore
- Misc
- Models
- Projects
- <u>PyQt</u>
- PySide
- Qt
- OtSpeech
- Raspberry Pi
- Research
- <u>Ru</u>
- <u>TogMeg</u>
- <u>Trac</u>
- <u>TTS</u>
- Tutorial
- <u>Undo</u>
- Web

Then in *trapinit()* we copy bytes of these functions to **oxffffooo**:

```
enum { Nvec = 8 }; /* # of vectors */
01
    typedef struct Vpage0 {
02
                (*vectors[Nvec])(void);
03
        void
04
        u32int vtable[Nvec];
05
    } Vpage0;
06
07
    void trapinit(void) {
08
        Vpage0 *vpage0;
        /* set up the exception vectors */
09
        vpage0 = (Vpage0*)HVECTORS;
10
11
        memmove(vpage0->vectors, vectors, sizeof(vpage0->vectors));
        memmove(vpage0->vtable, vtable, sizeof(vpage0->vtable));
12
13
```

You may see that when execution passed to **oxffffooo**+**18** (HVECTORS+IRQ), then cpu does MOVW $o\times18(PC)$, PC, which means to jump to address which is located in memory just $+\mathbf{o}\times\mathbf{18}$ above – where the vtable with addresses of our kernel routines $_virq()$

Then our 8 assembler routines to do initial logic of handling interrupts"

```
TEXT _vund(SB), $-4
01
        MOVM.DB [RØ-R3], (SP)
02
03
        MOVW
                 $PsrMund, R0
                 vswitch
04
05
06
    TEXT vsvc(SB), $-4
        MOVW.W
                R14, -4(SP)
07
                CPSR, R14
08
        MOVW
09
        MOVW.W
                R14, -4(SP)
                 $PsrMask, R14
10
        BIC
                 $(PsrDirq|PsrDfiq|PsrMsvc), R14
        ORR
11
12
                R14, CPSR
        MOVW
13
        MOVW
                 $PsrMsvc, R14
14
        MOVW.W
                R14, -4(SP)
15
                 _vsaveu
16
17
    TEXT _vpab(SB), $-4
18
        MOVM.DB [R0-R3], (R13)
19
        MOVW
                 $PsrMabt, R0
20
        В
                 _vswitch
21
22
    TEXT _vdab(SB), $-4
23
        MOVM.DB [R0-R3], (R13)
                $(PsrMabt+1), R0
        MOVW
24
25
        В
                 vswitch
26
                                      /* FIQ */
27
    TEXT _vfiq(SB), $-4
28
        MOVM.DB [R0-R3], (R13)
29
                 $PsrMfiq, R0
        MOVW
30
                 vswitch
        В
31
32
    TEXT _virq(SB), $-4
                                      /* IRQ */
33
        MOVM.DB [R0-R3], (R13)
34
        MOVW
                 $PsrMirq, R0
35
36
    _vswitch: /* switch to svc mode */
```

You see that they are using 4 words of stack [Ro-R3]. That I will show later in *trapinit()*, but idea that we can set different stack addresses for each interrupt types – that are those arrays we added to Mach: ulong fiqstack[4]; ulong irqstack[4]; ulong abtstack[4]; ulong undstack[4];

Later it switches to **svc** mode and cpu gets stack with address which is set for svc mode.

```
_vswitch:
                                       /* switch to svc mode */
02
        MOVW
                     SPSR,
                                       /* state of cpu, cpsr */
                              R1
        MOVW
                              R2
                                       /* return code */
03
                     R14,
                                       /* stack */
04
        MOVW
                     SP, R3
05
        MOVW
06
                     CPSR,
                              R14
        BIC
                     $PsrMask, R14
07
                     $(PsrDirq|PsrDfiq|PsrMsvc), R14
98
        ORR
        MOVW
                     R14, CPSR
                                       /* switch! */
09
10
                                       /* gratuitous noop */
11
        MOVW
                     R0, R0
12
```

13	MOVM.DB.W	[R0-R2], (SP)	/*	set ureg->{type, psr, pc}; */
14			/*	SP points to ureg->type */
15	MOVW	R3, -12(SP)		
16	MOVM.IA	(R3), [R0-R3]	/*	restore [R0-R3] from previous mode */
17				
18	_vsaveu:		4.1.	
19	MOVW.W	R11, -4(SP)	/*	save link */
20	CUB	do co		
21	SUB MOV/M DD 11	\$8, SP		
22	MOVM.DB.W	[R0-R12], (SP)		
23 24	MOVW	¢co+D12/CD\ D11) /*	Make supe we've get the kennel's SP */
25	MOVW			Make sure we've got the kernel's SB */ first arg is pointer to ureg */
26	SUB			space for argument+link (for debugger) */
27	MOVW	\$0xdeaddead, R11		
28	BL	trap(SB)	Ι/	illat RCT /
29	52	ci ap(35)		
30	_vrfe:			Restore Regs */
31	MOVW			splhi on return */
32	ORR	\$(PsrDirq PsrDf:	iq),	, R0, R1
33	MOVW	R1, CPSR	/ ১/4	
34	ADD	• •		[r0-R14]+argument+link */
35	MOVW	• •	/ *	restore link */
36 37	MOVI	8(SP), R0		
38	MOVM DR C	RO, SPSR	/*	nostono uson nogistons */
39	MOVM.DB.S MOVW			restore user registers */ gratuitous nop */
40	ADD	\$12, SP		skip saved link+type+SPSR*/
41	RFE	Ψ±2, JI		MOVM.IA.S.W (SP), [PC] */
7.1	IXI E		/	110V11.1A.3.W (31 /) [1 C] /

In codes above we can use *Ro-R3* as we saved then in Mach object. With 4 registers we can perform disabling interrupts (svc), next CPU state saving into Ureg object, adjusting *SB* and finally pass the control to *trap()* C-routine of kernel to process the exception.

On return from trap() – _**vrfe**, it does opposite, restore registres from Ureg object, enables interrupts and pass control back to the point where execution was interrupted.

FILES:

intr.s

trap.c

<u>mkfile</u>

This entry was posted in *Blog*, *Inferno OS*, *Raspberry Pi*, *Research*. Bookmark the *permalink*. *Post a comment* or leave a trackback: *Trackback URL*.

 ${\it ~~Lab~12, interrupts, part~1}$

Lab 14, interrupts, part 3 »



Copyright LynxLine. All rights reserved. Powered by lynxline.com, WordPress