

A

A

B


B

C

C

D

D



## A NOTE ON DESIGN PHILOSOPHY:

Since this version of the board will have to:

- > Survive launch -possibly with excessive impacts of vibration due to being on a somewhat massive castellated board
- > Work in both cislunar space and on the surface of the Moon

All with:

- > Possibly with less than ideal amounts of testing on Earth
- > Definitely no option for revision

A large number of redundancies and fail safes were included in the design. Specifically, circuits which contribute directly to the rover's ability to power the board, especially during transit, or latch the batteries were implemented in such a way that no failure of a single IC - due to radiation or even cracking or separation under launch vibration - could cause the circuit to fail.

U\_Notes  
Notes.SchDoc

U\_Power\_Notes  
Power\_Notes.SchDoc

U\_Revisions  
Revisions.SchDoc

**REVISION NOTICE:**  
Revisions have been made  
since the original  
release of v1.0.2. See  
Revisions Log.

Title

# BLiMP: Battery Lifeline Management PCB

Size

Number

Revision

A

1

1.0.2f - Manual Mod

Date:

10/28/2021

Sheet

1

of

10

File:

C:\Users\...\Main.SchDoc

Drawn By:


Connor W. Colombo

JP\_CE: Jump to enable charging in the same way the WD would (to only be used when performing eval testing outside of the main SBC and thus with no WD available).

JP\_CE\_REG: Jump to cause charge enable to automatically turn on regulated lander power (to only be used when performing eval testing outside of the main SBC and thus with no WD available).


Jump J\_STORAGE to disable all battery latching controls (for post-integration, pre-flight storage phase).

\*REMOVE BEFORE FLIGHT\*



Title		
BLiMP: Battery Lifeline Management PCB – Connectors		
Size	Number	Revision
A	1	1.0.2f - Manual Mod
Date:	10/28/2021	Sheet 2 of 10
File:	C:\Users\...\Connectors.SchDoc	Drawn By: Connor W. Colombo

## System Output Power




NOTE:  
> This VIN + VBATT -> VSYS architecture comes from the tested charging reference circuit; so any components which mirror those in the reference circuit use the Xc? namespace instead of Xp? like all other components in this sheet in order to be able to be easily cross-referenced with the reference circuit during testing.

## Charger Power Switching

See Power Note [P0] for SSR resistor selection calculations.

## Charger Input Regulation


See Power Note [P4] for rationale for V\_LANDER\_REG regulator.




Title		
BLiMP: Battery Lifeline Management PCB – Power		
Size	Number	Revision
A	1	1.0.2f - Manual Mod
Date:	10/28/2021	Sheet 3 of 10
File:	C:\Users\...\Power.SchDoc	Drawn By: Connor W. Colombo

## Battery Switching and Latching


Dedicated Power Source




Latching Controls



Solid State Relays



## System Power Switching




Title

BLiMP: Battery Lifeline Management PCB–Power (Switching)

Size	Number	Revision
A	1	1.0.2f - Manual Mod
Date:	10/28/2021	Sheet 4 of 10
File:	C:\Users\...\Switching.SchDoc	Drawn By: Connor W. Colombo

	1	2	3	4																								
A	<p>[P0] SOLID STATE RELAY RESISTOR SELECTION:</p> <p>3V3_MIN = 3.267V 3V3_MAX = 3.333V</p> <p>&gt; CS128: IF_ON_MAX = 3.0mA IF_MAX_RATED = 50mA VF_MIN = 1.0V VF_MAX = 1.5V</p> <p>&gt; BCR135: VCE(sat) = 0.3V</p> <p>&gt; LED Resistor Selection: R_LED = (V_LANDER_MIN - VCE - VF_MAX)/IF_ON_MAX = 4890hm -round-down-to-E96-&gt; R = 4870hm</p> <p>&gt; Maximum LED Current: I_NOM = (V_LANDER_MAX - VF_MIN)/R_LED = 4.8mA PASS: I_NOM &lt; I_MAX_RATED</p>	<p>[P2] BATTERY CONTROL (LATCHING CIRCUIT) POWER DRAW:</p> <p>## 3V3_LATCH Power Draw ON State: &gt; 2x BCR135S + SSR LED Drive Max Current: 5.4511mA &gt; D Latch Quiescent Current: 4uA &gt; D Latch Current Draw per High Input (DICC): 4*500uA &gt; D Latch Input Leakage: 4 * 1uA &gt; OR Gate Sink + OFF Current (ICCmax): 10uA + 2*5uA &gt; OR Gate Current Draw per High Input (DICC): 2*500uA &gt; LE Pull-down Max: 3V3_MAX/68k=49uA &gt; nOE Pull-down Max: 3V3_MAX/68k=49uA &gt; BATT_STAT Pull-up Max (OFF): 3V3_MAX/19k=167uA ----- &gt; Min. Required 3V3_LATCH Supply Current: 14.1952mA</p> <p>## 3V3_LATCH Max Power Draw OFF State: &gt; 2x BCR135S + SSR LED Leakage Current: 67nA &gt; D Latch Quiescent Current: 4uA &gt; D Latch Current Draw per High Input (DICC): 2*500uA &gt; D Latch Input Leakage: 2 * 1uA &gt; OR Gate Sink + OFF Current (ICCmax): 10uA + 2*5uA &gt; OR Gate Current Draw per High Input (DICC): 0*500uA &gt; LE Pull-down Max: 3V3_MAX/68k=49uA &gt; nOE Pull-down Max: 3V3_MAX/68k=49uA &gt; BATT_STAT Pull-up Max (OFF): 3V3_MAX/19k=167uA ----- &gt; Total OFF State Current Draw: I_OFF = 1.2911mA &gt; 3V3_LATCH Reg. Input Quiescent Current Power: I_Q_MAX = f_therm * I_Q_MAX_NOM = &lt;1.2*&lt;271uA = &lt;326uA P_Q = V_BATT_MAX * I_Q_MAX = 25.2V * 326uA = &lt;8.2152mW &gt; 3V3_LATCH Regulator Efficiency: eff_min = I_OUT/(I_OUT+I_Q) * 3V3_MAX/V_BATT_MAX eff_min = 0.126 &gt; Total OFF State Power Draw from 3V3: P_3V3_OFF = 1/eff_min * 3V3_MAX * I_OFF + P_Q = 42.7mW * Note: this is a gross overestimate (maximum upperbound) due to the uncertainties in the actual value of DICC. As such, this should be measured once a BLiMP is fabricated.</p> <p>## Total STORAGE State Battery Drain: &gt; This is with the J_STORAGE jumper installed, putting the 3V3_LATCH regulator into sleep mode &gt; 3V3_LATCH Regulator Sleep Current: I_SLEEP_IN &lt;= 3uA &gt; 2x SSR Output Leakage Current: I_L_SSR_OUT = &lt;1uA ----- &gt; Expected STORAGE State Battery Current: I_BATT_STORE = I_SLEEP_IN + 2 * I_L_SSR_OUT = 5uA &gt; Total OFF State Power Draw from Batteries: P_BATT_STORE_MAX = I_BATT_STORE * V_BATT_MAX = 129uW &gt; Min. Battery Life in STORAGE State (post-integration, pre-launch): T_L_STORAGE_MIN = C_BATT_MIN / I_BATT_STORE -&gt; T_L_STORAGE_MIN = 3400mAh / 5uA = 680khrs = 77yrs &gt; PASS: T_L_STORAGE_MIN &gt; 2*T_STORAGE_MAX = 2yrs</p> <p>## Total OFF State Battery Drain (with 3V3_LATCH powered by lander): &gt; 2x SSR Output Leakage Current: I_L_SSR_OUT = &lt;1uA ----- &gt; Expected OFF State Battery Current: I_BATT_OFF = 2 * I_L_SSR_OUT = 2uA &gt; Total OFF State Power Draw from Batteries: P_BATT_OFF_MAX = I_BATT_OFF * V_BATT_MAX = 51.6uW &gt; Min. Battery Life in OFF State (Transit): T_L_TRANSIT_MIN = f_therm * C_BATT_MIN / I_BATT_OFF -&gt; T_L_TRANSIT_MIN = 0.7 * 3400mAh / 2uA = 1.19Mhrs = 135yrs &gt; PASS: T_L_TRANSIT_MIN &gt; 2*T_TRANSIT_MAX = 72days</p> <p>## NOTE: BCR135S + SSR LED Current Draw Sim: https://www.multisim.com/content/t3mSdGk5Saxd7oeVEhDnKQ/ssr-current-draw/open/</p>	<p>[P3] POWER SOURCES FOR 3V3_LATCH:</p> <p>Three power sources are connected to the 3V3_LATCH regulator via Schottky diodes because:</p> <p>&gt; After deployment the latching hardware needs to be powered directly by the battery pack (V_BATT_RAW).</p> <p>&gt; To avoid draining the batteries during transit, V_LANDER is attached.</p> <p>&gt; But, since V_LANDER can hypothetically drop 10% to 25.2V, current could still be drawn from the batteries; so, V_LANDER_REG (28V) is attached.</p> <p>&gt; V_LANDER is still used in addition to V_LANDER_REG (instead of *just* using V_LANDER_REG and V_BATT_RAW) so that we'll still be able to latch the batteries in the event of a 28V regulator failure.</p> <p>NOTE: &gt; This setup is used to make the rover's battery control circuitry as fault-tolerant as possible.</p> <p>&gt; The P_3V3_OFF&lt;=42.7mW this requires from the lander will allow the rover to safely keep the batteries completely detached during transit.</p> <p>&gt; The implication of this setup is that even if the batteries are latched off, P_3V3_OFF&lt;=42.7mW will be drawn from whichever of these power sources has the highest voltage. In transit, that will be the lander; however, it should be noted that, in the pre-flight STORAGE phase, if the lander is not supplying power, P_3V3_OFF will be draw from the batteries by default, meaning the rover will have a default pre-flight storage lifetime of: T_L_STORAGE = E_BATT / P_3V3_OFF = 77Wh / 42.7mW = 1800hrs = 75days. * Note: because P_3V3_OFF is a gross overestimate, this is very much a minimum lifetime.</p> <p>&gt;&gt; Since battery control is not needed during pre-flight storage, this level of drain from the batteries during STORAGE can be prevented by adding a "REMOVE BEFORE FLIGHT" storage jumper (J_STORAGE) which should be routed to the outside of the rover chassis and removed at the last possible moment before flight.</p> <p>&gt;&gt; To prevent even P_3V3_OFF&lt;=42.7mW from being drawn from the lander during transit (in the event that all possible power must be diverted to heaters), BATT_CTRL_EN can be driven LOW to disable all battery latch controls (just completely disconnect the batteries). In this case, only I_BATT_STORE=4uA will drawn from the lander, equalling &lt;=5uA*30.8V=154uW.</p>	A																								
B	<p>[P1] BATTERY CONTROL:</p> <p>&gt; Make sure BATT_CTRL_EN is HiZ or HIGH to enable the battery controller circuit (3V3_LATCH). Note: this line has an external HW pull up to the regulator's V_IN so HiZ is preferred.</p> <p>&gt; Set EN_BATT high to connect batteries.</p> <p>&gt; To latch batteries (and make state persistent even in the event of a WD fault), set EN_BATT to the desired state then wait for 1/fmax_min = 1/175MHz = 6ns then pulse LATCH_BATT high for 1/fmax_min = 6ns then low to save the state. Note: default (e.g. init) state of LATCH_BATT should be LOW or Hi-Z (since it has a HW pull-down).</p> <p>&gt; The latch power is secured by its own small high efficiency 3V3 regulator which ensures latch is always powered invariant to the state of the rest of the system.</p>			B																								
C	<p>&gt; Note: For safety reasons (so the WD doesn't accidentally reset it on the surface if there's a persistent memory fault), WD should *always* boot with BATT_CTRL_EN as Hi-Z and only set it LOW (to reduce power draw from lander) by a command and *not* save this state persistently. Any time WD reboots, BATT_CTRL_EN should go Hi-Z or HIGH.</p> <p>&gt; Note: To charge batteries, BATT_CTRL_EN and EN_BATT should both be HIGH.</p> <p>&gt; Note: For redundancy, latch output (LATCH_STAT) and standard enable signal (EN_BATT) are OR-gated so even if there's a latch fault, the batteries can still be connected, they'll just no longer stay connected in the even of a WD reset which lasts longer than its supply's discharge time.</p> <p>&gt; Note: The power-up latch state is indeterminate; so, the WD must check LATCH_STAT and make sure its OFF upon booting into KeepAlive UNLESS it's already deployed (in which case it should make sure the LATCH is enabled). Persistent memory in the WD should be used to determine whether the rover has been deployed.</p> <p>&gt; Note: LATCH_SET and LATCH_RST are used to force LATCH_STAT HIGH or LOW respectively. These are manual overrides for use in case there is an issue with the normal data/clock latching. In nominal operation, these should remain unused (and pulled up/down)</p>			C																								
D	<p>[P5] CHARGER INPUT REGULATION INDUCTOR SELECTION:</p> <p>&gt; Must have low DCR.</p> <p>&gt; 10uH was chosen since this circuit will operate as both a shallow boost and shallow buck converter. 10uH is in the middle of the 4.7uH-15uH range given in the datasheet where boost circuits favor the lower end and buck circuits favor the higher end.</p> <p>&gt; Peak-to-peak ripple current: DIPP_BUCK = VOUT/L * (VIN_MAX-VOUT)/VIN_MAX * (1/1.2MHz-0.05us) -&gt; DIPP_BUCK = 28V/10uH * (30.8V-28V)/30.8V * 0.7833us = 0.199A DIPP_BST = VIN_MIN/L * (VOUT-VIN_MIN)/VOUT * (1/1.2MHz-0.05us) -&gt; DIPP_BST = 25.2V/10uH * (28-25.2)/28 * 0.7833us = 0.197A &gt; Inductor Saturation Current for I_SRC_MAX = 3W/28V = 0.107A: I_SAT &gt; I_SRC_MAX + 1/2*max(DIPP_BUCK,DIPP_BST) = 207mA</p>	<p>[P6] CHARGER INPUT REGULATION IC CONFIGURATION:</p> <p>&gt; MODE = GND -&gt; High eff. mode switching from burst to PWM mode. Connect to 3V3 to keep in PWM.</p> <p>&gt; RUN = VIN -&gt; Keep on. Connect to GND to disable.</p> <p>&gt; C_OUT = 15uF (already speeced and &gt;10uF).</p> <p>&gt; R_VC_Z = (0.42/3)*29kHz*VOUT*2*pi*C_OUT/(1.97A/V*120uS)=45.3k</p> <p>&gt; R_PROG: I_LIM_TARG = 0.9A = 25000*1V/R_PROG_TARG -&gt; R_PROG_TARG = 27.7k -common-&gt; R_PROG=27k -&gt; I_LIM=0.93A.</p> <p>&gt; R_LOAD_EQ_MIN = VOUT/I_LIM = 30.1ohm</p> <p>&gt; C_VC_P1 = R_LOAD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -&gt; 10nF</p> <p>&gt; C_VC_P2 = 10pF (standard)</p> <p>&gt; C_PROG &gt;= 3*C_VC_P1 -&gt; 33nF</p> <p>&gt; R_FP_TOP = 2Mohm (arbitrary)</p> <p>&gt; R_FP_BOT = R_FP_TOP * 1V / (VOUT - 1V) = 74.1k -&gt; 75k</p> <p>&gt; Therefore, VOUT = 1V*(R_FP_TOP+R_FP_BOT)/R_FP_BOT = 27.67V</p>	<table><tr><th colspan="2">Title</th><th colspan="2">Revision</th></tr><tr><td colspan="2">BLiMP: Battery Lifeline Management PCB – Power Notes</td><td colspan="2">1.0.2f - Manual Mod</td></tr><tr><th>Size</th><th>Number</th><th colspan="2"></th></tr><tr><td>A</td><td>1</td><td colspan="2"></td></tr><tr><th>Date:</th><td colspan="2">10/28/2021</td><th>Sheet 5 of 10</th></tr><tr><th>File:</th><td colspan="2">C:\Users\...\Power_Notes.SchDoc</td><th>Drawn By: Connor W. Colombo</th></tr></table>	Title		Revision		BLiMP: Battery Lifeline Management PCB – Power Notes		1.0.2f - Manual Mod		Size	Number			A	1			Date:	10/28/2021		Sheet 5 of 10	File:	C:\Users\...\Power_Notes.SchDoc		Drawn By: Connor W. Colombo	D
Title		Revision																										
BLiMP: Battery Lifeline Management PCB – Power Notes		1.0.2f - Manual Mod																										
Size	Number																											
A	1																											
Date:	10/28/2021		Sheet 5 of 10																									
File:	C:\Users\...\Power_Notes.SchDoc		Drawn By: Connor W. Colombo																									
	1	2	3	4																								

Full scale battery voltage range:  
 $3.3 * (274k + 2000k) / 274k = 27.39V$   
 $= 4.56V/cell$




Title			
BLiMP: Battery Lifeline Management PCB – Fuel Gauge			
Size	Number	Revision	
A	1	1.0.2f - Manual Mod	
Date:	10/28/2021	Sheet	6 of 10
File:	C:\Users\...\Fuel Gauge.SchDoc	Drawn By:	Connor W. Colombo

## Input Power

### Input Filter (Damping RC Network)


This input filter is to prevent voltage spikes caused by parasitic inductance and capacitance upon boot up, which is unlikely since we're using a regulator; however, we're including the option to bypass that, so this filter should remain in place.

Place close to charging IC's VCC.




## Charging Pathway

See General Notes [N2] and [N3] for important notices about DNP (red boxed) components.




## Charge Controller IC




## State Sensing


Battery Pack Temperature



Output (Pack) Voltage




## Charging Control



## Test Points and Settings Grid

Red TPs have been revised to be excluded from board since they're already present in castellation.



See General Note [N0] for thermistor input resistor calculations.

See General Note [N1] for VFB input resistor calculations.

Title

**BLiMP: Battery Lifeline Management PCB – Charging**

Size

Number

Revision


1.0.2f - Manual Mod

Date: 10/28/2021

Sheet 7 of 10

File: C:\Users\...\Charging.SchDoc

Drawn By: Connor W. Colombo



Placeholder pins. Real BMS circuit will be added if time permits. Board footprint and pinout needed to be finalized before this could be decided.

Title			
BLiMP: Battery Lifeline Management PCB – BMS			
Size	Number	Revision	
A	1	1.0.2c - Manual Mod	
Date:	10/28/2021	Sheet	8 of 10
File:	C:\Users\...\BMS.SchDoc	Drawn By:	Connor W. Colombo



1		2		3		4																									
A	<p>[N0] THERMISTOR DIVIDER SELECTION:</p> <p>From Battery Cell Datasheet:</p> <p>&gt; Min Charging Temp: TCMIN = 0°C</p> <p>&gt; Max Charging Temp: TCMAX = 45°C</p> <p>From BQ24650 Charging IC Datasheet:</p> <p>&gt; On-board Reference Voltage:</p> <p>V_VREF = 3.267V : 3.3V : 3.333V</p> <p>&gt; Low Temperature Rising Threshold:</p> <p>V_LTF = V_VREF*(72.5%:73.5%:74.5%) = 2.37V : 2.43V : 2.48V</p> <p>&gt; Cut-Off Temperature Threshold:</p> <p>V_TCO = V_VREF*(44.3%:45%:45.7%) = 1.45V : 1.49V : 1.52V</p> <p>Thermistor Data (B57863S0103F040)</p> <p>&gt; Nominal Resistance (at 25C): R_TH_NOM = R25 = 10.000k</p> <p>&gt; No. of R/T Characteristic: 8016</p> <p>&gt; B(25/100) = ln(R25/R100)/(1/(25+273)) - 1/(100+273)) = 3988K</p> <p>&gt; Temperature Tolerance (code: F): ±0.2K</p> <p>&gt; R_TH_COLD = R_TH(TCMIN):</p> <p>&gt;&gt; RT/R25(TCMIN=0°C) = 3.265</p> <p>&gt;&gt; α(TCMIN=0°C) 1/R[∂R/∂T] = 5.1 %/K</p> <p>&gt;&gt; -&gt; R_TH_COLD = R_TH(TCMIN) = 32.65k</p> <p>&gt; R_TH_HOT = R_TH(TCMAX):</p> <p>&gt;&gt; RT/R25(TCMAX=45°C) = 0.4369</p> <p>&gt;&gt; α(TCMIN=45°C) 1/R[∂R/∂T] = 3.9 %/K</p> <p>&gt;&gt; -&gt; R_TH_HOT = R_TH(TCMAX) = 4.369k</p> <p>TS Voltage Divider:</p> <p>&gt; Rc12 = R_BOT = V_VREF*R_TH_COLD*R_TH_HOT*(1/V_LTF-1/V_TCO) / (R_TH_HOT*(V_VREF/V_TCO-1) - R_TH_COLD*(V_VREF/V_LTF-1))</p> <p>-&gt; Rc12 = 18.18k : 19.11k : 20.16k</p> <p>&gt; Rc9 = R_TOP = (V_VREF/V_LTF-1)/(1/R_BOT + 1/R_TH_COLD)</p> <p>-&gt; Rc9 = 4.429k : 4.346k : 4.267k</p> <p>Choose:</p> <p>&gt; Rc12 = R_BOT = 19.1k +- 0.1%</p> <p>&gt; Rc9 = R_TOP = 4.32k +- 0.1%</p> <p>Forward Calculate Real Range:</p> <p>&gt; Cold threshold:</p> <p>&gt;&gt; R_TH_COLD = -(R_TOP*R_BOT*V_LTF)/(R_TOP*V_LTF + R_BOT*V_LTF - R_BOT*V_VREF)</p> <p>-&gt; R_TH_COLD = 28.21k : 32.15k : 37.21k</p> <p>&gt;&gt; R_TH_COLD/R25 = 2.821 : 3.215 : 3.721</p> <p>&gt;&gt; T_COLD = 3.057°C : 0.3437°C : -2.357°C</p> <p>&gt; Hot threshold:</p> <p>&gt;&gt; R_TH_HOT = -(R_TOP*R_BOT*V_TCO)/(R_TOP*V_TCO + R_BOT*V_TCO - R_BOT*V_VREF)</p> <p>-&gt; R_TH_HOT = 4.190k : 4.337k : 4.491k</p> <p>&gt;&gt; R_TH_HOT/R25 = 0.4189 : 0.4337 : 0.4491</p> <p>&gt;&gt; T_HOT = 46.17°C : 45.21°C : 44.37°C</p>		<p>[N1] VFB BATTERY VOLTAGE DIVIDER SELECTION:</p> <p>6 cells/pack</p> <p>&gt; BMS Balance: VBAL = 4.125V/cell</p> <p>&gt; BMS Overcharge: VOC = 4.25±0.025V/cell</p> <p>&gt; Overvoltage Shutoff: VOV = 1.04*VBAT</p> <p>&gt; Charge Regulation: VREG = 2.1V</p> <p>&gt; Charge Accuracy (-40C to 125C): rVC = ±0.7%</p> <p>Target:</p> <p>&gt; Cell voltage: VC = 4.2V/cell</p> <p>&gt; Pack voltage: VBAT = 6*VC = 25.2V</p> <p>&gt; Pack voltage tolerance:</p> <p>6*(4.25V-0.0125V-4.2V) = dVBAT = ± 0.2022V</p> <p>Actual:</p> <p>&gt; Pack voltage: VBAT = 2.1*(1+R13/R15) = 25.2V</p> <p>&gt; Cell voltage: VC = VBAT/6 = 4.2V/cell</p> <p>&gt; Pack voltage tolerance:</p> <p>dVBAT_div = sqrt(VREG^2*R13^2/R15^4*dR15^2 + VREG^2/R15^2*dR13^2) = 0.0258V</p> <p>dVBAT = +[(1+rVC)*(VBAT + dVBAT_div) - VBAT]</p> <p>- [VBAT - (1-rVC)*(VBAT + dVBAT_div)]</p> <p>-&gt; dVBAT = +0.2024V/-0.2020V</p> <p>(good out to 1mV)</p> <p>&gt; Max. Battery Output Capacitance:</p> <p>CMAX = 2 * 6mA * 1s / (1+R13R15) = 1000uF</p>		<p>[N2] CHARGING CIRCUIT DNP NOTICE:</p> <p>&gt; Lc1, Rc6, Cc7, Cc8 (and possibly Cc5) are marked DNP and boxed in red because they either contribute to detemining or are determined by the charging current, which is TBD at the time of drawing.</p> <p>&gt; DNP in this context means that the PCBA fab *should not* populate these components and they will instead be populated in the test lab after fabrication.</p> <p>&gt; An array of these components of varying values will be ordered after this board for later population.</p> <p>&gt; Note: In application, this circuit should only source around 1W -&gt; 50mA max. but has been designed to handle up to 1A.</p> <p>[N3] IMPORTANT NOTE ON CHARGING CIRCUIT DNP COMPONENT VALUES:</p> <p>&gt; Values given are those for these components are those which were used in the TI BQ24650EVM eval board, which charges at 2A. They are provided for the purposes of cross-referencing only.</p> <p>&gt; DO NOT UNDER ANY CIRCUMSTANCE populate the board with these reference values since they will cause the circuit to draw up to 2A from the regulated supply which only sources 1.2A max.</p> <p>NOTE:</p> <p>Optimal values for these components can be determined using a BQ24650 calculator provided by TI in SLUC175D, available at: <a href="https://www.ti.com/product/BQ24650#tech-docs">https://www.ti.com/product/BQ24650#tech-docs</a> (make sure to navigate to the proper "bq24650" sheet in the downloaded SLUC175D excel file).</p>		A																								
	B							B																							
	C							C																							
D					<table><tr><td colspan="4">Title</td></tr><tr><td colspan="4">BLiMP: Battery Lifeline Management PCB – Notes</td></tr><tr><td>Size</td><td colspan="2">Number</td><td>Revision</td></tr><tr><td>A</td><td colspan="2">1</td><td>1.0.2f - Manual Mod</td></tr><tr><td>Date:</td><td colspan="2">10/28/2021</td><td>Sheet 9 of 10</td></tr><tr><td>File:</td><td colspan="2">C:\Users\...\Notes.SchDoc</td><td>Drawn By: Connor W. Colombo</td></tr></table>		Title				BLiMP: Battery Lifeline Management PCB – Notes				Size	Number		Revision	A	1		1.0.2f - Manual Mod	Date:	10/28/2021		Sheet 9 of 10	File:	C:\Users\...\Notes.SchDoc		Drawn By: Connor W. Colombo	D
Title																															
BLiMP: Battery Lifeline Management PCB – Notes																															
Size	Number		Revision																												
A	1		1.0.2f - Manual Mod																												
Date:	10/28/2021		Sheet 9 of 10																												
File:	C:\Users\...\Notes.SchDoc		Drawn By: Connor W. Colombo																												
1		2		3		4																									

**v1.0.2b REVISION NOTICE:**

This revision (v1.0.2b) represents a change with respect to v1.0.2 which was fabricated. All changes in v1.0.2b must therefore be manually added to the board. All such components which must be added manually have their designators prefixed with a lower-case 'm'. Likewise, any net breaks (open jumpers) which must be added or components which must be removed are prefixed with 'mBREAK' and any new connections which must be made are to be added using a 0-Ohm resistor prefixed with 'mPATCH'. All changes are boxed in orange.

**v1.0.2c REVISION NOTICE:**

Revision 1.0.2c is a change with respect to v1.0.2b described above. A new component value was changed (Rp18) as indicated by a component removal (mBREAK\_...) and addition (m...). Also two components (Rb1 and Rb2) had minor (inconsequential) value changes. All changes are boxed in purple.

**v1.0.2d REVISION NOTICE:**

Revision 1.0.2d is a change with respect to v1.0.2c described above. A new component was added to prevent VSA from floating when switched off. All component changes are boxed in cyan. Also V\_BATT ports were renamed to V\_BATT\_SWITCHED to clarify their function.

**v1.0.2e REVISION NOTICE:**

Revision 1.0.2e is a change with respect to v1.0.2d described above. Originally unpopulated configuration components for the charging IC have been specified and added. These are the components that have been boxed in red in previous revisions and are now boxed in pink. See "Power Analysis and BLiMP Charger Calculations" in Avionics/SBC/Iris Rev I in the Iris Team Google Drive for the supporting calculations for the changes. These changes configure the board to target a charging current of 0.039A into the batteries. Testing indicates this requires 3.9W from the lander supply at 28V during charging.

**v1.0.2f REVISION NOTICE:**

Revision 1.0.2f is a change with respect to v1.0.2e described above. A safety modification (line break) was made to prevent VIN on the 3V3\_LATCH supply from being connected via Rp18 to the Watchdog's BCTRLE pin via 1.35MOhm resistance when the pin is in a High-Z state as an input or when the WD is simply unpowered.

Alternatively the WD BCTRLE pin can be connected to the BLiMP BCTRLE pin via a 383kOhm resistor in series with a 155kOhm (+- 10kOhm) pull down resistor on the WD side to keep the two connected while also protecting the WD from voltages above 3.3V and allowing the EN pin on the 3V3\_LATCH regulator to stay above its ON threshold of 4V when WD BCTRLE is High-Z. The only problem with this approach is that setting the WD pin to LOW won't turn off BCTRLE until after the VIN voltage drops below 18.87V (i.e. no lander voltage input and batteries depleted to 3.14V/cell). So, not very useful.

Title <b>BLiMP: Battery Lifeline Management PCB – Revision Log</b>			
Size A	Number 1		Revision 1.0.2f - Manual Mod
Date:	10/28/2021	Sheet	10 of 10
File:	C:\Users\...\Revisions\SchDoc	Drawn By:	Connor W. Colombo

