




## 18 will-then make 19 Man/2006-4000 ## 18 mill-then make 19 Man/2006-4000 ## 18 mill-the make 19 Man/2006-4000 ## 18 mil		1	2		3	4		
Section 1. Add the control of the co		[P0] SOLID STATE RELAY RESISTOR SELECTION:	[P2] BATTERY CONTROL	(LATCHING CIRCUIT) POWER DRAW:	[P3] POWER SOURCES FOR	3V3_LATCH:		
COSTS*******************************			> 2x BCR135S + SSR LE	> 2x BCR135S + SSR LED Drive Max Current: 5.4511mA > D Latch Quiescent Current: 4uA > D Latch Current Draw per High Input (DICC): 4*500uA > D Latch Input Leakage: 4 * 1uA > OR Gate Sink + OFF Current (ICCmax): 10uA + 2*5uA				
Series 1. 190		IF_ON_MAX = 3.0mA IF_MAX_RATED = 50mA	> D Latch Current Dra > D Latch Input Leaka > OR Gate Sink + OFF			the battery pack (V_BATT_RAW).		
* DESCRIPTION OF THE PARTY OF T	A		> LE Pull-down Max: 3	3V3_MAX/68k=49uA		> But, since V_LANDER can hypothetically drop 10% to 25.2V, current could		
Ready - (CAMBERT, MAR William -			> BATT_STAT Pull-up M	Max (OFF): 3V3_MAX/19k=167uA	still be drawn from the			
** As ADDITION CONTROLL ** As ADDITION CONTROL ** As ADDITION CONTROL ** As ADDITION CONTROL ** As ADDITION CONTROL ** ADDITION ** ADDITION CONTROL ** ADDITION ** ADDITION CONTROL ** ADDITI		R_LED = (V_LANDER_MIN - VCE - VF_MAX)/IF_ON_MAX =	489Ohm	## 3V3_LATCH Max Power Draw OFF State: > 2x BCR135S + SSR LED Leakage Current: 67nA		using V_LANDER_REG and V_BATT_RAW) so that we'll still be able to latch the batteries in the event of a 28V regulator failure.		
Fig. 1, 200 c 1, 100, 100000000000000000000000000			> 2x BCR135S + SSR LE					
So Case Course from your Republic (1901) 1900a, **Note was written to write or return to wealth wite between perfectly decisions of the course from the write or return to wealth wite between perfectly decisions of the course from the write or return to wealth wite between perfectly decisions of the course from the wealth of the course of the course from the write or return to the course of the course from the write or return to the course of the course from the course of the course of the course from the course from the course from the course of the course from the course from the course from the course of the c			> D Latch Current Dra > D Latch Input Leaka	aw per High Input (DICC): 2*500uA age: 2 * 1uA	> This setup is used to			
A mode and many processing to the live the leaves of external to proceed the processing of the live to the leaves of the search of the live to the manufacture of the manufacture of the live to the manufacture of the live to the live t		[P1] BATTERY CONTROL:	> OR Gate Current Dra	aw per High Input (DICC): 0*500uA				
See Build with the resultance of the control better of the preferred. **SEE Burl high to control building of the preferred. **SEE Burl high to control building of the preferred. **Journal of the control building of the preferred. **Journal of the control building of			> nOE Pull-down Max:	> nOE Pull-down Max: 3V3_MAX/68k=49uA				
**Set all post filters of the mass cate persistent cross in the settle present common to the persistent cross in the persisten			erred. > Total OFF State Cur			off, P_3V3_OFF<<=42.7mW will be drawn from whichever of these power sources has the highest voltage. In transit, that will be the lander;		
Note: 16. of Not			I_Q_MAX = f_therm * I	I_Q_MAX_NOM = <1.2*<271uA = <326uA	lander is not supplying	power, P_3V3_OFF will be draw from the batteries		
to final, this feet because f_JVE_LOW_ 10 to cave the inter covered interior this set very much a minimum feet of LOW_ 10 to fe	В	event of a WD fault), set EN_BATT to the desired	ven in the state then array high eff_min = I_OUT/(I_OU	r Efficiency:	lifetime of:		В	
* Your large house is secured by its own small high efficiency DVI vegitarior width ensures latin his always powered invariant On the start of the exist of the system. * Note: For cofety reasons (so the Not decent to condensally not should "skeyer boot with BATL_CELL_HS as Hi2 and only set these its on the surface if the three's a percisionent memory fault). No should "skeyer boot with BATL_CELL_HS as Hi2 and only set these its one that same percentage is the secural vegitarious of the Note and the Start percentage. * Note: For cofety reasons (so the Not decent to condensally not should a skeyer boot with BATL_CELL_HS as Hi2 and only set these its one that same percentage. ** Note: The coffeety reasons contained the same percentage is the security of the same percentage is the same percentage is the same percentage. ** Note: The coffeety reasons (so the Not decent to condensally not be surface if there is a percentage of the Note is the percentage of the Note is same percentage. ** Note: The coffeety reasons (so the Not decent to condensally not be surface if the the same percentage is the same percentage is the same percentage. ** Note: The coffeety reasons (so the Note and the Start should be used to determine white the Park II and the Start should be used to determine whether the rower has been good and the Note of the Note and the Start should be used to determine whether the rower has been good and the Note of the Note and the Start should be used to determine whether the rower has been good and the Note of the Note o		for 1/fmax_min = 6ns then low to save the state. (e.g. init) state of LATCH_BATT should be LOW or	Note: default = eff_min = 0.126 > Total OFF State Pow	wer Draw from 3V3:		FF is a gross overestimate, this is very much a		
PV1 repulsors which ensures listed is a laway powered invertion. To the state of the wast			* Note: this is a groundertainties in the	oss overestimate (maximum upperbound) do actual value of DICC. As such, this sh				
> Note: For addity vacaous (so the WO doesn't accidentally reset it on the surface if there's a persistent enemy fault; by a command and most save this state persistent enemy in the international production of the surface in the work on lander) by a command and most save this state persistently. Any time NO reboots, MANT_CTRL, and should go in 1-7 of MINU. > Note: For redundancy, latch output (LAYCL_STAT) and standard enable signal [NR MATY are off-save which state is indistantiants. S., the WO loops that it supply? classing the state is indistantiants. S., the WO loops that it supply? classing the state is indistantiants. S., the WO loops that ARCHITECTURE AND ARCHITECTURE AN		3V3 regulator which ensures latch is always power	ed invariant measured once a BLIMP		be routed to the outside	e of the rover chassis and removed at the last		
reset. it on the surface LET there's a persistent memory fault), NO should relayage thoo vide shapeys to out the MINT_CREAL BN SHIL-28 and not present it. DON'T with MINT_CREAL BN SHIL-28 and not present it. DON'T with MINT_CREAL BN SHIL-28 and not present it. DON'T with MINT_CREAL BN SHIL-28 and not present it. DON'T with MINT_CREAL BN SHIL-28 and not present it. DON'T with MINT_CREAL BN SHIL-28 and not present it. DON'T with MINT_CREAL BN SHIL-28 and not present it. DON'T with MINT_CREAL BN SHIL-28 and NOT WITH MINT_CREAL BN SHIL-28 AND SHILL BN SHILL B		Note: For refety weeding (so the MD december and	> This is with the J_	_STORAGE jumper installed, putting the	3V3_LATCH	•		
I_MATT_STORE_IND should so bit-2 or Hield. > Note: To charge batteries, BATT_CTEL_BIN and BELARIT should both be HIGS. > Note: To charge batteries, BATT_CTEL_BIN and BELARIT should both be HIGS. > Note: For redundancy, latch output (LACCH_STAT) and standard enable signal (EBLARIT en come; a latch lates a latch lates and lates and lates and lates are comed and l		reset it on the surface if there's a persistent m WD should *always* boot with BATT_CTRL_EN as Hi-Z it LOW (to reduce power draw from lander) by a co	emory fault), and only set mmand and > 3V3_LATCH Regulator > 2x SSR Output Leaks	age Current: I_L_SSR_OUT = <1uA	during transit (in the heaters), BATT_CTRL_EN controls (just complete	heaters), BATT_CTRL_EN can be driven LOW to disable all battery latch controls (just completely disconnect the batteries). In this case, only		
> Note: For redundancy, latch output (LATCH_STAT) and standard eachile signal (ER_MATT) are OR-gated so even if three's a latch stall, the batcheries can still be consected, they'll just no standard that its supply's discharge time. Preset which lasts longer than its supply's discharge time reset which lasts longer than its supply's discharge time reset which lasts of the standard and standard that its supply's discharge time reset which lasts longer than its supply's discharge time reset which lasts of the standard property latch state is independently in the NO should be used to determine whether the rower has been deployed. > Note: The prover-up latch state is independently in the NO should be used to determine whether the rower has been deployed. > Note: INTULEST are used to force LATCH_STAT and state flower has been deployed. > Note: LATCH_STAT are used to force LATCH_STAT in case there is an issue with the normal data/clock latching. In nominal operation, these should result numsed (and pulsed of the 4.7ul-15ul range given in the datashet where boost circuits favor the lower and abload boost and shallow back converter. Indil is in the middle of the 4.7ul-15ul range given in the datashet where boost circuits favor the lower and abload becircuits favor the lower. A shallow back converter. Indil is in the middle of the 4.7ul-15ul range given in the datashet where boost circuits favor the lower and abload circuits favor the lower. A shallow back converter. Indil is in the middle of the 4.7ul-15ul range given in the datashet where boost circuits favor the lower and abload circuits favor the lower. A shallow back converter. Indil is in the middle of the 4.7ul-15ul range given in the datashet where boost circuits favor the lower and abload circuits favor the lower. A shallow back converter. Indil is in the middle of the 4.7ul-15ul range given in the datashet where boost circuits favor the lower and abload circuits favor the lower and abload circuits favor the lower and abload circuits favor the lower and ablo				EP_IN + 2 * I_L_SSR_OUT = 5uA wer Draw from Batteries:	I_BAII_SIORE-4UA WIII G.	rawn from the fander, equalify C-our-50.60-1544w.		
Note: For promotery. Income cutput (LANUL_SHI) and selection of the postible support of a ND reset which lasts of fault, the patterns on a sill be commerced, they'll just no fault compared to the terminate of a ND reset which lasts longer than its supply: discharge time. Note: The power-up latch state is indeterminate; so, the WD must cheek LANULSTAT and make sure its OFF upon booting into make sure the LANCH is enabled). Persistent memory in the WD should be used to determine whether the rover has been deployed. Note: INDIGINATION INDIGINATE and LANULSTAT are used to force LANULSTAT. Note: LANULSTAT and make sure its OFF upon booting into make sure the LANCH is enabled). Persistent memory in the WD should be used to determine whether the rover has been deployed. Note: INDIGINATION INDIGINATE are used to force LANULSTAT. Note: LANULSTAT and LANULSTAT are mental ownericated in the second control of the sin required lander voltages displayed to the control of the sin required lander voltages displayed to the single part of the single part			Min. Battery Life i	in STORAGE State (post-integration, pre	-launch): [P4] NEED FOR INPUT POW	ER REGULATOR:		
State Content Conten			and standard DACC. TI CTODACE N					
> Note: The power-up latch state is indeterminate; so, the ND must check LATCH_STAT and make sure its OFF upon booting into KeepAlive NALESS its a laready deployed in which case it should should be used to determine whether the lover has been deployed. > Note: LATCH_STAT and make sure its OFF upon booting into KeepAlive NALESS its a laready deployed in which case it should be used to determine whether the lover has been deployed. > Note: LATCH_STAT and make sure its OFF upon booting into KeepAlive NALESS its a laready deployed in which case it should be used to determine whether the lover has been deployed. > Note: LATCH_STAT and make sure its OFF upon booting into KeepAlive NALESS its a laready deployed in which case it should be used to determine whether the lover has been deployed. > Note: LATCH_STAT and make sure its OFF upon booting into KeepAlive NALESS its a laready deployed in which case it should should be used to determine whether the lover has been deployed. > Note: LATCH_STAT and make sure its OFF upon booting into KeepAlive NALESS its a lateracy Current beautiful of the possible supplied lander voltages dips down to 25.2V, 0.35V below the highest possible value for the charging IC's 3 high eff in case terms its order in case there is an issue with the normal data/clock latchings. Fig. CHARGER INPUT REGULATION INDUCTOR SELECTION:	C	longer stay connected in the even of a WD reset w	nich lasts > 2x SSR Output Leaka		lander): > Charging IC will go	into sleep mode if its VCC (lander power) is <	C	
Notes Latter Seady Sea			I_BATT_OFF = 2 * I_L	_SSR_OUT = 2uA	> So, V_LANDER always n	eeds to be 150mV > than V_BATT in order to allow		
should be used to determine whether the rover has been deployed. > Note: LATCH_SET and LATCH_SET are used to force LATCH_STAT HIGH or LOW respectively. These are namual overridate for use in consist of the constitution of the		KeepAlive UNLESS it's already deployed (in which make sure the LATCH is enabled). Persistent memor	case it should in the WD > Total OFF State Pow P_BATT_OFF_MAX = I_BA	ATT_OFF * V_BATT_MAX = 51.6uW				
## NOTE: BCR135S + SSR LED Current Draw Sim: case there is an issue with the normal data/clock latching. In nominal operation, these should remain unused (and pulled urcu) [P5] CHARGER INPUT REGULATION INDUCTOR SELECTION: > Must have low DCR. > 10uH was chosen since this circuit will operate as both a shallow boost and shallow buck converter. 10uH is in the middle of the 4.7uH-15uH range given in the datasheet where boost circuits favor the lower end and buck circuits favor the higher end. > Peak-to-peak ripple current: DIPP_BUCK = VOUTY.L* *(VIN_MAX-VOUT)/VIN_MAX* *(1/1.2MHz-0.05us) -> DIPP_BUCK = 20VI/LUH* *(38.0V-28V)/30.8V *0.7833us = 0.197A > DIPP_BST = 55.2V/30uH *(28-25.2)/28 *0.7833us = 0.197A > I_SAT > I_SRC_MAX + 1/2*max(DIPP_BUCK, DIPP_BST) = 207mA **RPF TOP = 200hm (arbitrary) *# NOTE: BCR135S + SSR LED Current Draw Sim: #thutps://www.multisim.com/content/t3mSdGk5SAxd7oeVEhDnKQ/ssr-current- draw/open/ ## NOTE: BCR135S + SSR LED Current Draw Sim: #thutps://www.multisim.com/content/t3mSdGk5SAxd7oeVEhDnKQ/ssr-current- draw/open/ ## NOTE: BCR135S + SSR LED Current Draw Sim: #thutps://www.multisim.com/content/t3mSdGk5SAxd7oeVEhDnKQ/ssr-current- draw/open/ ## NOTE: BCR135S + SSR LED Current Draw Sim: #thutps://www.multisim.com/content/t3mSdGk5SAxd7oeVEhDnKQ/ssr-current- draw/open/ ## NOTE: BCR135S + SSR LED Current Draw Sim: #thutps://www.multisim.com/content/t3mSdGk5SAxd7oeVEhDnKQ/ssr-current- draw/open/ ## NOTE: BCR135S + SSR LED Current Draw Sim: #thutps://www.multisim.com/content/t3mSdGk5SAxd7oeVEhDnKQ/ssr-current- draw/open/ ## NOTE: BCR135S + SSR LED Current Draw Sim: #thutps://www.multisim.com/content/t3mSdGk5SAxd7oeVEhDnKQ/ssr-current- draw/open/ ## NOTE: BCR135S + SSR LED Current Draw Sim: #thutps://www.multisim.com/content/t3mSdGk5SAxd7oeVehDnKQ/ssr-current- draw/open/ ## NOTE: BCR135S # SIR LED Current Draw Sim: https://www.multisim.com/content/t3mSdGk5SAxd7oeVehDnKQ/ssr-current- draw/open/ ## NOTE: BCR135S # SIR LED Current Draw Sim: https://www.multisim.com/content/t3mSdGk5SAxd7o			T_L_TRANSIT_MIN = f_t -> T_L_TRANSIT_MIN =	therm * C_BATT_MIN / I_BATT_OFF 0.7 * 3400mAh / 2uA = 1.19Mhrs = 135yr	s 25.2V, 0.35V below the 1	highest possible value for the charging IC's		
case there is an issue with the normal data/clock latching. In nominal operation, these should remain unused (and pulled unrou) [P5] CHARGER INPUT REGULATION INDUCTOR SELECTION: Must have low DCR.		HIGH or LOW respectively. These are manual overri	des for use in ## NOTE: BCP1355 + SS		enter sleep mode due to	low supply voltage before it gets to enter the		
[P5] CHARGER INPUT REGULATION INDUCTOR SELECTION: > Must have low DCR. > 10.01 was chosen since this circuit will operate as both a shallow book converter. 10.01 is in the middle of the 4.7uH-15uH range given in the datasheet where boost circuits favor the lower end and buck circuits favor the higher end. D PIPP_BUCK = VOUTI.* *(VIN_MAX-VOUT)/VIN_MAX * (1/1.2MHz-0.05us) -> DIPP_BUCK = 28V/10uH * (30.8V-28V)/30.8V * 0.7833us = 0.199A DIPP_BST = VIN_MIN/L* *(VOUT-VIN_MIN)/VOUT * (1/1.2MHz-0.05us) -> DIPP_BST = VIN_MIN/L* *(VOUT-VIN_MIN)/VOUT * (1/1.2MHz-0.05us) -> DIPP_BST = VIN_MIN/L* *(VOUT-VIN_MIN)/VOUT * (1/1.2MHz-0.05us) -> C.VC_P1 = R_LOAD_EQ_MIN*C_OUT/R_LVC_Z = 9.96nF -> 10nF -> C.VC_P2 = 10pF (standard) -> C.VC_P2 = 10pF (stan		nominal operation, these should remain unused (an	https://www.multisim.		-current-			
> 10uH was chosen since this circuit will operate as both a shallow boost and shallow boost and shallow boost and shallow book converter. 10uH is in the middle of the 4.7uH-15uH range given in the datasheet where boost circuits favor the lower end and buck circuits favor the higher end. D > Peak-to-peak ripple current: DIPP_BUCK = VOUT/L * (VIN_MAX-VOUT)/VIN_MAX * (1/1.2MHz-0.05us) -> DIPP_BUCK = 28V/10uH * (30.8V-28V)/30.8V * 0.7833us = 0.197A -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> DIPP_BST = 25.2V/10uH * (28-25.2)/28 * 0.7833us = 0.197A -> DIPP_BST = 25.2V/10uH * (28-25.2)/28 * 0.7833us = 0.197A -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = LOAD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = N_10AD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = N_10AD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = N_10AD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = N_10AD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = N_10AD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = N_10AD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = N_10AD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = N_10AD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = N_10AD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = VIN_MIN/L* (VOUT-VIN_MIN)/VOUT* * (1/1.2MHz-0.05us) -> C_VC_P1 = N_10AD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF		[P5] CHARGER INPUT REGULATION INDUCTOR SELECTION:	[P6] CHARGER INPUT RE	[P6] CHARGER INPUT REGULATION IC CONFIGURATION:		(in air) for VCC on the charging IC is 33V, the recommended maximum is 28V. It's likely that above this 28V recommended maximum increased power		
of the 4.7uH-15uH range given in the datasheet where boost circuits favor the lower end and buck circuits favor the higher end. D		> 10uH was chosen since this circuit will operate				ic will occur.		
D > Peak-to-peak ripple current: DIPP_BUCK = VOUT/L * (VIN_MAX-VOUT)/VIN_MAX * (1/1.2MHz-0.05us) -> DIPP_BUCK = 28V/10uH * (30.8V-28V)/30.8V * 0.7833us = 0.199A DIPP_BST = VIN_MIN/L * (VOUT-VIN_MIN)/VOUT * (1/1.2MHz-0.05us) -> DIPP_BST = 25.2V/10uH * (28-25.2)/28 * 0.7833us = 0.197A >> C_VC_P1 = R_LOAD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF -> DIPP_BST = 25.2V/10uH * (28-25.2)/28 * 0.7833us = 0.197A >> Inductor Saturation Current for I_SRC_MAX = 3W/28V = 0.107A: I_SAT > I_SRC_MAX + 1/2*max(DIPP_BUCK,DIPP_BST) = 207mA SRP_DOT = 2MORM (arbitrary)		of the 4.7uH-15uH range given in the datasheet wh circuits favor the lower end and buck circuits fa	> RUN = VIN -> Keep of COUT the higher > C_OUT = 15uF (alrea	> RUN = VIN -> Keep on. Connect to GND to disable. > C_OUT = 15uF (already specced and >10uF).				
-> DIPP_BUCK = 28V/10uH * (30.8V-28V)/30.8V * 0.7833us = 0.199A DIPP_BST = VIN_MIN/L * (VOUT-VIN_MIN)/VOUT * (1/1.2MHz-0.05us) -> DIPP_BST = 25.2V/10uH * (28-25.2)/28 * 0.7833us = 0.197A > Inductor Saturation Current for I_SRC_MAX = 3W/28V = 0.107A:	D	> Peak-to-peak ripple current:	> R_PROG: I_LIM_TARG	> R_PROG: I_LIM_TARG = 0.9A = 25000*1V/R_PROG_TARG -> R_PROG_TARG = 27.7k -common-> R_PROG=27k -> I_LIM=0.93A. > R_LOAD_EQ_MIN = VOUT/I_LIM = 30.10hm > C_VC_P1 = R_LOAD_EQ_MIN*C_OUT/R_VC_Z = 9.96nF -> 10nF Size		. DCD - D	D	
-> DIPP_BST = 25.2V/10H* (28-25.2)/28 * 0.7833us = 0.197A		-> DIPP_BUCK = 28V/10uH * (30.8V-28V)/30.8V * 0.7 DIPP_BST = VIN_MIN/L * (VOUT-VIN_MIN)/VOUT * (1/1	333us = 0.199A				-	
> R_FP_BOT = R_FP_TOP * 1V / (VOUT - 1V) = 74.1k -> 75k		> Inductor Saturation Current for I_SRC_MAX = 3W/	S = 0.197A	andard) 1 -> 33nF	1			
			> R_FP_BOT = R_FP_TOF	P * 1V / (VOUT - 1V) = 74.1k -> 75k			1	
		1			· · · · · -		J	









1 v1.0.2b REVISION NOTICE: This revision (v1.0.2b) represents a change with respect to v1.0.2 which was fabricated. All changes in v1.0.2b must therefore be manually added to the board. All such components which must be added manually have their designators prefixed with a lower-case 'm'. Likewise, any net breaks (open jumpers) which must be added or components which must be removed are prefixed with 'mBREAK' and any new connections which must be made are to be added using a 0-Ohm resistor prefixed with 'mPATCH'. All changes are boxed in orange. Α v1.0.2c REVISION NOTICE: Revision 1.0.2c is a change with respect to v1.0.2b described above. A new component value was changed (Rp18) as indicated by a component removal (mBREAK_...) and addition (m...). Also two components (Rb1 and Rb2) had minor (inconsequential) value changes. All changes are boxed in purple. v1.0.2d REVISION NOTICE: Revision 1.0.2d is a change with respect to v1.0.2c described above. A new component was added to prevent VSA from floating when switched off. All component changes are boxed in cyan. Also V_BATT ports were renamed to V_BATT_SWITCHED to clarify their function. v1.0.2e REVISION NOTICE: Revision 1.0.2e is a change with respect to v1.0.2d described above. Originally unpopulated configuration components for the charging IC have been specified and added. These are the components that have been boxed in red in previous revisions and are now boxed in pink. See "Power Analysis and BLiMP Charger Calculations" in Avionics/SBC/Iris Rev I in the Iris Team Google Drive for the supporting calculations for the changes. These changes configure the board to target a charging current of 0.039A into the batteries. Testing indicates this requires 3.9W from the lander supply at 28V during charging. v1.0.2f REVISION NOTICE: Revision 1.0.2f is a change with respect to v1.0.2e described above. A safety modification (line break) was made to prevent VIN on the 3V3_LATCH supply from being connected via Rp18 to the Watchdog's BCTRLE pin via 1.35MOhm resistance when the pin is in a High-Z state as an input or when the WD is simply unpowered. Alternatively the WD BCTRLE pin can be connected to the BLiMP BCTRLE pin via a 383kOhm resistor in series with a 155kOhm (+- 10kOhm) pull down resistor on the WD side to keep the two connected while also protecting the WD from voltages above 3.3V and allowing the EN pin on the 3V3_LATCH regulator to stay above its ON threshold of 4V when WD BCTRLE is High-Z. The only problem with this approach is that setting the WD pin to LOW won't turn off BCTRLE until after the VIN voltage drops below 18.87V (i.e. no lander voltage input and batteries depleted to 3.14V/cell). So, not very useful. BLiMP: Battery Lifeline Management PCB – Revision Log Size Number Revision 1.0.2f - Manual Mod Α Date: 10/28/2021 Sheet 10 of File: C:\Users\..\Revisions.SchDoc Drawn By: Connor W. Colombo

