Birla Institute of Technology and Science – Pilani Pilani | K.K. Birla Goa | Hyderabad

INSTRUCTION DIVISION FIRST SEMESTER 2016 - 2017 COURSE HANDOUT (PART II)

Date: 02 / 08 / 2016

In addition to Part I (General Handout for all courses appended to the timetable) this portion gives further specific details regarding the course.

Course No : CS G553

Course Title : Reconfigurable Computing

Instructors/in-charge : A AMALIN PRINCE, Ashish Mishra, Chetan Kumar V

1. Scope and Objective

Reconfigurable (adaptive) computing is a novel yet important research field investigating the capability of hardware to adapt to changing computational requirements such as emerging standards, late design changes, and even to changing processing requirements arising at run-time. Reconfigurable computing thus benefits from a) the programmability of software similar to the Von Neumann computer and b) the speed and efficiency of parallel hardware execution.

The purpose of the course reconfigurable computing is to instruct students about the possibilities and rapidly growing interest in adaptive hardware and corresponding design techniques by providing them the necessary knowledge for understanding and designing reconfigurable hardware systems and studying applications benefiting from dynamic hardware reconfiguration.

2. Contents

The course covers the following subjects:

- Reconfigurable computing systems (Fine and coarse grained architectures and technology)
- Design and implementation (Algorithms and steps to implement algorithms to FPGAs)
- Temporal partitioning (Techniques to reconfigure systems over time)
- Temporal placement (Techniques and algorithms to exploit the possibility of partial and dynamic hardware reconfiguration)
- On-line communication (State-of-the-art techniques about how modules can communicate data at run-time)
- Applications (applications benefiting from dynamic hardware reconfiguration and verification using Xilinx System Design tools and Boards).

3. Background

Basic knowledge in the following areas: digital design, optimization algorithms, and computer architecture.

4. Text Book

1. Wolf Wayne, FPGA Based System Design, Pearson Edu, 2004.

5. Reference Book

- 1. Scott Hauck, André DeHon, Reconfigurable Computing The Theory and Practice of FPGA Based Computation, The Morgan Kaufmann Series in Systems on Silicon, 2007.
- 2. C Bobda, Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications, Springer, 2007.
- 3. R Vaidyanathan, Trahan Jerry, Dynamic Reconfiguration: Architectures and Algorithms, L, Kluwer Academic, 2003.
- 4. Uwe Meyer-Baese, DSP with FPGAs, Springer-Verlag, 2003.
- 5. Journal papers and Conference publications (will be uploaded in the course website)

6. Course Plan

Loctures	Loanning Ohio stirre -	Tonica to be servered			
Lecture No.	Learning Objectives	Topics to be covered			
01, 02	Introduction	Introduction application and comparison			
		General Purpose Computing			
		Domain Specific Computing			
		Application Specific Computing			
		Reconfigurable Computing			
03, 04	VLSI Technology	Wires, Registers and RAM (self study assignment)			
		Wires and vias			
		Gate delay vs. wire delay			
	D (1 11 0 11	Registers and RAM			
05, 06	Reconfigurable Computing	Programmable logic, an overview of			
07.00	Hardware Description	PLA, PAL, SPLD and CPLD Madeling with UDIs (self-study assignment)			
07,08	Hardware Description Languages and Logic	Modeling with HDLs (self study assignment) • Verilog/VHDL			
	Design	 Verilog/VHDL Combinational Network Delay, Power and Energy Optimization 			
09,10, 11,	Reconfigurable Computing	FPGA Architecture, FPGA Fabrics			
12	Device	Configuration • SRAM Based-FPGAs			
12	Device				
		Permanently Programmed FPGAs			
		Programmable I/O, Circuit Design of FPGA Fabrics, Architecture of			
		FPGA Fabrics, Case Studies (Xilinx, Altera, Microsemi etc).			
13,14	Reconfigurable Computing	Fine - Grained and Course - Grained Reconfigurable Architecture,			
	Architecture	Case Studies.			
15, 16,17	Programming	Logic Design Process			
	Reconfigurable Systems	• Design			
		Integration			
		FPGA Design Flow			
		Implementation Approaches			
		Run Time Reconfiguration (RTR) Restrict Reconfiguration (RR)			
19 10	Mapping Designs to	 Partial Reconfiguration (PR) Logic Implementation for FPGAs, Syntax-Directed Translation 			
18, 19,	Reconfigurable Platform	Logic Synthesis			
20, 21	neconingulable i latioi iii	Two-Level Logic Synthesis			
		Multi-Level Logic Synthesis			
		LUT-Based Technology Mapping			
22, 23,	High-Level Synthesis for	Modeling			
24, 25,	Reconfigurable Devices	DFG, CFG			
26, 27	(Behavioral Design)	Introduction to Binding, Scheduling and Allocation, Temporal			
-,		Partitioning			
		Temporal Partitioning Algorithms			
		• ASAP			
		• ALAP			
28, 29,	Temporal Placement and	Offline and Online Temporal Placement			
30	Routing	Routing Cost, Routing-Conscious Placement			
21 22 22	Online Communication	Communication at run time hotuses medules or the			
31, 32, 33	Online Communication	Communication at run-time between modules on the Reconfigurable Device			
34, 35	Reconfiguration	Multi-Context FPGAs, Introduction to Partial Reconfiguration			
54, 55	Management	water context is and, introduction to raited neconfiguration			
36,37	Security in Modern	Protecting the FPGA design from common threats, Design security			
30,37	Reconfigurable Devices	concerns, Secure architecture in FPGAs and SoC FPGAs.			
38, 39, 40	Applications and Example	Image Processing, Signal Processing, Pattern Matching, etc			
	Case Studies				

7. Evaluation Scheme

EC No.	Evaluation Component	Duration (min)	Weightage (%)	Date & Time	Nature of Component
1.	Test I	50	15	-	Closed Book
2.	Test II	50	15	26-10-16 Regular lecture hour	Closed Book
	Lab regularity/ assignment		12	Will be announced	Open Book
	Assignment/ Presentations		05		
	Lab exam		08		
	Design project		15		
4.	Comprehensive	180	30	7/12 AN	Closed Book

8. Lab

This course has lab components using Xilinx Vivado design suite and Xilinx partial reconfiguration tools. For better understanding of concepts, this course has a design project. Final design should be implemented in Xilinx FPGAs.

9. Chamber Consultation Hours

Will be announced in the class

10. Notices

Notices regarding the course will be put up on the course web site

11. Makeup

Make-up will be given on **genuine** grounds only. Prior application should be made for seeking the make- up examination.

Instructor - in - charge CS G553