
Default address is 0xF8 for status
0xF9 for data
clear status flag when CPU read data
input clock is 22 MHz
div12
serial receive
ZPLD simple receive, bit bang transmit
HCStronics
Bill Shen
1.00
Sun Sep 17 20:09:13 2023
Use this only for "black COVID" special edition
This now goes to OE of RAM
0x10-0x17 are CF interface
remove this FF allow it to be compiled
Once ROM is disabled, it can't be re-enable other than by reset
Modification
cut nBUSRQ to Z80, cut nRD to RAM_OE, connect nBUSRQ to RAM_OE, tie Z80_nBUSRQ high
Possible to have external OR gate and then bank select
512K RAM as well as I2C bit_bang registers. Use A[7] as nRD instead
I/O address 0x1F, write only
Top 32K of Z80 memory space always map to top 32K of RAM
value of 0x0 for first 64K--normal operation
To address 15 of RAM
To address 16 of RAM