17.11.1 TCCR1A - Timer/Counter 1 Control Register A

Bit	7	6	5	4	3	2	1	0	
(0x80)	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	TCCR1A
Read/Write	R/W	RW	R/W	RW	R/W	R/W	RW	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

17.11.2 TCCR3A - Timer/Counter 3 Control Register A

Bit	7	6	5	4	3	2	1	0	
(0x90)	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	TCCR3A
Read/Write	R/W	R/W	RW	R/W	RW	RW	R/W	RW	
Initial Value	0	0	0	0	0	0	0	0	

17.11.3 TCCR4A - Timer/Counter 4 Control Register A

Bit	7	6	5	4	3	2	1	0	_
(0xA0)	COM4A1	COM4A0	COM4B1	COM4B0	COM4C1	COM4C0	WGM41	WGM40	TCCR4A
Read/Write	R/W	RW	RW	RW	RW	RW	RW	R/W	
Initial Value	0	0	0	0	0	0	0	0	

17.11.4 TCCR5A - Timer/Counter 5 Control Register A

Bit	7	6	5	4	3	2	1	0	_
(0x120)	COM5A1	COM5A0	COM5B1	COM5B0	COM5C1	COM5C0	WGM51	WGM50	TCCR5A
Read/Write	R/W	R/W	R/W	RW	RW	RW	RW	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

- Bit 7:6 COMnA1:0: Compare Output Mode for Channel A
- Bit 5:4 COMnB1:0: Compare Output Mode for Channel B
- Bit 3:2 COMnC1:0: Compare Output Mode for Channel C

17.11.5 TCCR1B – Timer/Counter 1 Control Register B

Bit	7	6	5	4	3	2	1	0	
(0x81)	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	_
Initial Value	0	0	0	0	0	0	0	0	

17.11.6 TCCR3B – Timer/Counter 3 Control Register B

Bit	7	6	5	4	3	2	1	0	_
(0x91)	ICNC3	ICES3	-	WGM33	WGM32	C\$32	C\$31	C\$30	TCCR3B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Indiana Malana	0		0	0	0	0	0	0	

17.11.7 TCCR4B - Timer/Counter 4 Control Register B

Bit	7	6	5	4	3	2	1	0	_
(0xA1)	ICNC4	ICES4	-	WGM43	WGM42	C\$42	CS41	CS40	TCCR4B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	n	0	0	0	

17.11.8 TCCR5B – Timer/Counter 5 Control Register B

Bit	7	6	5	4	3	2	1	0	
(0x121)	ICNC5	ICES5	-	WGM53	WGM52	C\$52	CS51	C\$50	TCCR5B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

17.11.9 TCCR1C - Timer/Counter 1 Control Register C

Bit	7	6	5	4	3	2	1	0	_
(0x82)	FOC1A	FOC1B	FOC1C	-	_	-	-	-	TCCR1C
Read/Write	W	W	W	R	R	R	R	R	•
Initial Value	0	0	0	0	0	0	0	0	

17.11.10 TCCR3C - Timer/Counter 3 Control Register C

Bit	7	6	5	4	3	2	1	0	_
(0x92)	FOC3A	FOC3B	FOC3C	-	_	-	-	-	TCCR3C
Read/Write	W	W	W	R	R	R	R	R	•
Initial Value	0	0	0	0	0	0	0	0	

17.11.11 TCCR4C - Timer/Counter 4 Control Register C

Bit	7	6	5	4	3	2	1	0	_
(0xA2)	FOC4A	FOC4B	FOC4C	_	_	_	-	-	TCCR4C
Read/Write	W	W	W	R	R	R	R	R	_
Initial Value	0	0	0	0	0	0	0	0	

17.11.12 TCCR5C - Timer/Counter 5 Control Register C

Bit	7	6	5	4	3	2	1	0	_
(0x122)	FOC5A	FOC5B	FOC3C	-	_	_	-	-	TCCR5C
Read/Write	W	W	W	R	R	R	R	R	-
Initial Value	0	0	0	0	0	0	0	0	

17.11.33 TIMSK1 - Timer/Counter 1 Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	
(0x6F)	_	-	ICIE1	-	OCIE1C	OCIE1B	OCIE1A	TOIE1	TIMSK1
Read/Write	R	R	R/W	R	RW	R/W	R/W	RW	
Initial Value	0	0	0	0	0	0	0	0	

17.11.34 TIMSK3 - Timer/Counter 3 Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	_
(0x71)	-	-	ICIE3	-	OCIE3C	OCIE3B	OCIE3A	TOIE3	TIMSK3
Read/Write	R	R	RW	R	RW	R/W	RW	R/W	•
Initial Value	n	n	0	n	n	n	0	0	

17.11.35 TIMSK4 - Timer/Counter 4 Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	_
(0x72)	-	-	ICIE4	-	OCIE4C	OCIE4B	OCIE4A	TOIE4	TIMSK4
Read/Write	R	R	RW	R	RW	RW	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Table 17-2. Waveform Generation Mode Bit Description⁽¹⁾

Mode	WGMn3	WGMn2 (CTCn)	WGMn1 (PWMn1)	WGMn0 (PWMn0)	Timer/Counter Mode of Operation	ТОР	Update of OCRnx at	TOVn Flag Set on
0	0	0	0	0 Normal 0		0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	воттом
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	воттом
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	воттом
4	0	1	0	0	СТС	OCRnA	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	воттом	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	воттом	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	воттом	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICRn	воттом	воттом
9	1	0	0	1	PWM,Phase and Frequency Correct	OCRnA	воттом	воттом
10	1	0	1	0	PWM, Phase Correct	ICRn	TOP	воттом
11	1	0	1	1	PWM, Phase Correct	OCRnA	TOP	воттом
12	1	1	0	0	СТС	ICRn	Immediate	MAX
13	1	1	0	1	(Reserved)	_	-	_
14	1	1	1	0	Fast PWM	ICRn	воттом	TOP
15	1	1	1	1	Fast PWM	OCRnA	воттом	TOP

Note: 1. The CTCn and PWMn1:0 bit definition names are obsolete. Use the WGMn2:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

For detailed timing information refer to "Timer/Counter Timing Diagrams" on page 152.

Table 17-6. Clock Select Bit Description

CSn2	CSn1	CSn0	Description			
0	0	0	No clock source. (Timer/Counter stopped)			
0	0	1	clk _{I/O} /1 (No prescaling			
0	1	0	clk _{I/O} /8 (From prescaler)			
0	1	1	clk _{I/O} /64 (From prescaler)			
1	0	0	clk _{VO} /256 (From prescaler)			
1	0	1	clk _{I/O} /1024 (From prescaler)			
1	1	0	External clock source on Tn pin. Clock on falling edge			
1	1	1	External clock source on Tn pin. Clock on rising edge			