### CPE 233 Lab #3 – Arithmetic Logic Unit

#### Astrid Augusta Yu

#### April 22, 2020

#### 1 Questions

1. Briefly describe what (or who) determines the number of instruction formats a given instruction set contains.

The people who designed the instruction set determine how many instruction formats there are.

2. List the six RISC-V MCU instruction formats.

R, I, S, B, U, J

3. The design of the RISC-V MCU ISA intentionally shares as many fields as possible in the six different instruction formats. Briefly explain the reason why the ISA designers did this.

The designers did this in order to reduce the amount of hardware needed to decode and execute the instructions. By sharing fields, you can use the same hardware to decode different instructions.

4. In the RISC-V MCU ISA, a given bit location in one instruction does one thing for one instruction and something else for another instruction. This means that bit is connected to the inputs on two different devices. Briefly explain why this sharing of signals not a problem. You can typically use assembly language to make a given program written in a higher-level

This is not a problem because the signal types are differentiated using opcodes. Opcodes designate what the instructions should be treated as.

5. You can typically use assembly language to make a given program written in a higher-level language run faster. Briefly but fully explain this concept.

Higher-level languages often run slower because, although the compilers are getting better at optimizing, humans can often make even better optimizations by writing the assembly directly.

6. We refer to computer languages such as C and Java as being portable. Define this term in your own words.

C and Java being portable means that the same code can run on many different systems and architectures with little to no changes required, so long as there is a working compiler that targets that system.

7. Assembly languages, on the other hand, are not portable. Briefly describe why assembly languages are not portable.

Assembly is not portable because different processor architectures have completely different instruction sets.

8. Program control instructions rely on labels in the code to be encoded and subsequently work properly. If you look at the machine code for a program, it contains no labels. Briefly explain how does the machine code get away with not encoding labels?

The assembler converts the labels into addresses, and at each usage of the label, the address is converted into a relative address.

9. Is it possible to have two of the same labels in an assembly language program? Briefly but completely explain.

No. It wouldn't make sense because the assembler can't tell which address to resolve the reference to.

10. Is it possible to have two or more labels in an assembly language program with the same numerical value? Briefly but completely explain.

Yes. In that case, they would both point to the same address.

11. Can you write a RISC-V MCU assembly language program that stops running? Briefly explain your answer.

Having a jump that jumps to itself effectively makes the program stop running. However, will waste power while doing so unless the MCU has a low-power mode feature that the . code can enable.


12. Briefly describe at least two limitations of the RISC-V OTTER ALU.

The ALU cannot multiply or divide by arbitrary integers. This would have to be implemented by additional hardware or by code implementing multiplication/division. Additionally, it cannot process floating-point numbers. There needs to be a FPU in order for that to happen without any extra software.

### 2 Programming Assignment

```
_____
;- Sums 10 unsigned word values from the input port addressed by
;- 0xC000_CCCC and returns the upper 16 bits of the sum.
;- Tweaked registers: t0, t1, t2, x30
init:
   li tO, 0xCOOOCCCC
                         # t0 = the input port
   li t1, 10
                          # t1 = times to read left
   li x30, 0
                          # x30 = accumulator
load:
   lw t2, t0
                          # t2 = value from I/0
   add x30, x30, t2
                          # x30 += t2
   addi t1, t1, -1
                          # decrement counter
   bgt t1, zero, load
                          # repeat while tO has not reached end
   li t1, 0xFFFF
                          # t1 = maximum allowable number
   ble x30, t1, done
                          # end early if x30 \le t1
divide:
   srli x30, x30, 1
                          # divide x30 by 2
   bgt x30, t1, divide
                          # repeat while x30 > t1
done:
   ret
```

### 3 Hardware Design Assignment



#### 4 HDL

#### 4.1 alu.sv

```
// Additional Comments:
//
module alu(
   input [31:0] srcA,
   input [31:0] srcB,
   input [3:0] alu_fun,
   output logic [31:0] result
   );
   always_comb begin
       case (alu_fun)
          4'b0000: result = srcA + srcB;
                                                        // add
          4'b1000: result = srcA - srcB;
                                                        // sub
          4'b0110: result = srcA | srcB;
                                                        // or
          4'b0111: result = srcA & srcB;
                                                       // and
                                                        // xor
          4'b0100: result = srcA ^ srcB;
                                                        // srl
          4'b0101: result = srcA >> srcB;
          4'b0001: result = srcA << srcB;
                                                        // sll
                                                        // sra
          4'b1101: result = srcA >>> srcB;
          4'b0010: result = $signed(srcA) < $signed(srcB);
                                                        // slt
                                                        // sltu
          4'b0011: result = srcA < srcB;
                                                        // lui
          4'b1001: result = srcA;
          default: result = 32'hDEADBEEF;
       endcase
   end
endmodule
```

# 5 Timing Diagram

## 5.1 Waveform Output

Name	Value	0.000 ns		40.000 ns	60.000 ns	80.000 ns	100.000 ns	120.000 ns	140.000 ns	160.000 ns	180.000 ns	200.000 ns	220.000 ns	240.000 ns	260.000 ns   280.000 ns
> W alu_fun[3:0]	0000	0000	10	00	0110	0111	0100	0101	0001	1101	0010	0011	1001	0011	1100
Hex															
> W srcA[31:0]	00000019	000	00019	ffffffff	X	0000aaaa		0000	ff00	X	8000ff00		*	000	0ff00
> W srcB[31:0]	0000001a	000	0001a	00000001	*	00005555		ж		00000005			*	000	oofff
> W result[31:0]	00000033	00000033	ffffffff	fffffffe	0000ffff	00000000	0000ffff	000007f8	001fe000	040007f8	00000001	00000000	0000ff00	00000000	deadbeef
Unsigned															
> W srcA[31:0]	25		25	4294967295	X	43690		65	280	*	2147548928		X	65	5280
> W srcB[31:0]	26		26	1	X	21845		X		5			*	4	095
> W result[31:0]	51	51	4294967295	4294967294	65535	<b>O</b>	65535	2040	2088960	67110904	1	0	65280	0	3735928559
Signed															
> W srcA[31:0]	25		25	-1	X	43690		65	280	X	-2147418368		X	65	5280
> W srcB[31:0]	26		26	1	<b>X</b>	21845		X		5			X	4	095
> <b>W</b> result[31:0]	51	51	-1	-2	65535	0	65535	2040	2088960	67110904	1	0	65280	0	-559038737

# 5.2 Table Summary

alu_fun	Instruction	srcA	srcB	result
0000	add	25	26	51
1000	$\operatorname{sub}$	25	26	-1
1000	$\operatorname{sub}$	-1	1	-2
0110	or	0xaaaa	0x5555	0xffff
0111	and	0xaaaa	0x5555	0x0000
0100	xor	0xaaaa	0x5555	0xffff
0101	srl	0xff00	5	$0 \times 000007 f8$
0001	sll	0xff00	5	0x001 fe000
1101	$\operatorname{sra}$	0x8000ff00	5	0x40007f8
0010	slt	2147548928	5	1
0011	sltu	2147548928	5	0
1001	lui	0x0000ff00	0x0fff	0x0000ff00
0011	sltu	2147548928	0x0fff	0
1100	(invalid)	0x8000ff00	0x0fff	0xdeadbeef