
RISC-V MCU Architecture and Assembly Language Cheat Sheet $_{\rm V2.02}$ $\,$ © Copyright: 2020 $\,$ james mealy



						0xffff_ffff 0x1100_0000	Memory Mapped I/O
Register File (32 bit) x0		Program Counter	Memory 16k x 8	0x10FF_FFFF	Reserved (Unused)		
x1 x2 x3	x9 x10 x11	x17 x18 x19	x25 x26 x27	CSR mtvec[31:0]	PROGRAM	0x0001_0000 0x0000_FFFF	Stack
x4 x5 x6	x12 x13 x14	x20 x21 x22	x28 x29 x30	CSR mepc[31:0] CSR mie	STACK DATA	0x000F_0000 0x0000_EFFF	Data Segment
x7	x15	x23	x31 progr	amming model		0x0006_0000 0x0000_5FFF	Code Segment
						0x0000_0000	TER Memory Man

RISC-V OTTER Instruction Set: (s	shaded indicate pseudoinstructions)
----------------------------------	-------------------------------------

Progra	Program Control				
jal	rd,imm	j	imm	jal	imm
jalr	rd,rs1,imm	jr	rs	jalr	rs
call	imm				
ret		mret			
beq	rs1,rs2,imm	beqz	rs1,imm		
bne	rs1,rs2,imm	bnez	rs1,imm		
blt	rs1,rs2,imm	blez	rs1,imm	bgt	rs1,rs2,imm
bge	rs1,rs2,imm	bgez	rs1,imm	ble	rs1,rs2,imm
bltu	rs1,rs2,imm	bltz	rs1,imm	bgtu	rs1,rs2,imm
bgeu	rs1,rs2,imm	bgtz	rs1,imm	bleu	rs1,rs2,imm

_					
Load/St	ore (& I/O)				
1b	rd,imm(rs1)			sb	rs2,imm(rs1)
1h	rd,imm(rs1)			sh	rs2,imm(rs1)
lw	rd,imm(rs1)	lw	rd,imm	sw	rs2,imm(rs1)
lbu	rd,imm(rs1)				
lhb	rd,imm(rs1)				
Operation	ons				
addi	rd,rs1,imm	add	rd,rs1,rs2		
		sub	rd,rs1,rs2	neg	rd,rs1
xori	rd,rs1,imm	xor	rd,rs1,rs2	not	rd,rs1
ori	rd,rs1,imm	or	rd,rs1,rs2		
andi	rd,rs1,imm	add	rd,rs1,rs2		
slli	rd,rs1,imm	sll	rd,rs1,rs2		
srli	rd,rs1,imm	srl	rd,rs1,rs2	sgtz	rd,rs1
srai	rd,rs1,imm	sra	rd,rs1,rs2	sltz	rd,rs1
slti	rd,rs1,imm	slt	rd,rs1,rs2	snez	rd,rs1
sltiu	rd,rs1,imm	sltu	rd,rs1,rs2	seqz	rd,rs1
Auxillar	у				
nop		auipc	rd,imm	lui	rd,imm
csrrw	rd,csr,rs1	li	rd,imm	mv	rd,rs
la	rd,imm	csrw	csr,rs1		

Register Designations:

reg	ABI	reg	ABI	reg	ABI	reg	ABI
x0	0	x8	so/fp	x16	a6	x24	s8
x1	ra	x9	s1	x16	a7	x25	s9
x2	sp	x10	a0	x18	s2	x26	s10
x3	gp	x11	a1	x19	s3	x27	s11
x4	tp	x12	a2	x20	s4	x28	t4
x5	t0	x13	a3	x21	s5	x29	t4
х6	t1	x14	a4	x22	s6	x30	t5
x7	t2	x15	a5	x23	s7	x31	t6
x0 read o	nly; set to	zero	•				

Interrupt Architecture:

Firmware:

mtvec,x6 # store ISR address Init: csrw csrw mie,x1 # enable interrupts

Exit ISR mret

Hardware:

On interrupt: $\text{CSR[mie]} \leftarrow 0 \text{ (mask interrupt)}$

CSR[mepc] ← PC (save PC)

PC ← CSR[mtvec] (load interrupt vector)

dir_1: dir_2: .word 0x23, 0x47 # also .half, .byte .space 34 # room for this many bytes .text # instructions follow this .data # data follows this (.word, .half, .byte)

- Max program size: ~16k instructions (32-bit/instr)
- 32 32-bit general purpose registers (GPRs)
- Register x0: read only; always zero
- Stack: implemented in memory

I/O (memory mapped): addrs≥ to 0xC000_0000

Input

x10,0xC0000004 # put port addr in reg x20,0(x10)# input data to x20

Output

lw

x10,0xC0000004 # put port addr in reg li x20,0(x20) # output data in x20 SW


	bit setting: OR with '1'		bit clearing: A	ND with '0'	bit toggling: XOR with '1'			
ori	x3,x3,0xF ;set 4 LSBs	andi	x3,x3,0xF	clear 28 MSBs	xori	x3,x3,0x0F	toggle 4 LSBs	

Useful Constructs:

PUSH (store word on stack)			POP (copy wor	rd from stack)
	crease stack			0(sp) # copy value to x8 ,sp,4 # increase stack pointer
if/else construct "If' x20=0, jump to zero; "Else", do something, then jump over "if"	else: if: done:	beq add j sub nop	x20,x0,if x27,x28,x29 done x17,x18,x19	<pre># check cond: branch when met (if) # "else" (dummy instruction) # jump over "if" # "if" (dummy instruction) # keep doing meaningful stuff</pre>
iterative construct (unknown iterative #: do-while) initialize x22 with check value add to count each iteration check result	<pre>init: loop: loop_done:</pre>	li mv add blt nop	x22,923 x20,x0 x20,x20,x23 x20,x22,loop	<pre># load some value to x20 # clear register # add some value # repeat if sum is < x22 # do something else</pre>
iterative construct (known iterative value: while) Initial loop count	init: loop: loop_done:	li beq add addi j nop	x20,10 x20,x0,loop_done x4,x5,x6 x20,x20,-1 loop	<pre># initialize loop count # check stopping condition # dummy instr (do something) # decrement iteration variable # branch to continue # do something else</pre>

Instru	ıction	Description	RTL	Comment
add	rd,rs1,rs2	addition	X[rd] ← X[rs1] + X[rs2]	
addi	rd,rs1,imm	addition with immediate	X[rd] ← X[rs1] + sext(imm)	
and	rd,rs1,rs2	bitwise AND	$X[rd] \leftarrow X[rs1] \cdot X[rs1]$	
andi	rd,rs1,imm	Bitwise AND immediate	$X[rd] \leftarrow X[rs1] \cdot sext(imm)$	
auipc	rd,imm	add upper immediate to PC	X[rd] ← PC + sext(imm)	
beq	rs1,rs2,imm	branch if equal	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] == X[rs2])$	imm ≠ value
beqz	rs1,imm	branch if equal to zero	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] == 0)$	imm ≠ value
bge	rs1,rs2,imm	branch if greater than or equal	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] \ge_s X[rs2])$	imm ≠ value
bgeu	rs1,rs2,imm	branch if greater than or equal unsigned	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] \ge_u X[rs2])$	imm ≠ value
bgez	rs1,imm	branch if greater than or equal to zero	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] \ge_s 0)$	imm ≠ value
bgt	rs1,rs2,imm	branch if greater than	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] >_s X[rs2])$	imm ≠ value
bgtu	rs1,rs2,imm	branch if greater than unsigned	PC ← PC + sext(imm) if (X[rs1] > _u X[rs2])	imm ≠ value
bgtz	rs1,rs2,imm	branch if greater than zero	$PC \leftarrow PC + \text{sext(imm)} \text{ if } (X[\text{rs1}] >_s 0)$ $PC \leftarrow PC + \text{sext(imm)} \text{ if } (X[\text{rs1}] \le_s X[\text{rs2}])$	imm ≠ value
bleu	rs1,rs2,imm rs1,rs2,imm	branch if less than or equal	$PC \leftarrow PC + \text{sext(imin)} \text{ if } (X[rs1] \leq_s X[rs2])$ $PC \leftarrow PC + \text{sext(imm)} \text{ if } (X[rs1] \leq_u X[rs2])$	imm ≠ value
blez	rs1,rs2,imm	branch if less than or equal (unsigned) branch if less than or equal zero	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] \leq_u X[rs2])$ $PC \leftarrow PC + sext(imm)$ if $(X[rs1] \leq_s 0)$	imm ≠ value imm ≠ value
blt	rs1,rs2,imm	branch if less than	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] \leq_s 0)$ $PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] <_s X[rs2])$	imm ≠ value
bltz	rs1,imm	branch if less than zero	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] <_s X[rs2])$ $PC \leftarrow PC + sext(imm)$ if $(X[rs1] <_s 0)$	imm ≠ value
bltu	rs1,rs2,imm	branch if less than (unsigned)	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] \leq 0)$	imm ≠ value
bne	rs1,rs2,imm	branch if not equal	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] \neq X[rs2])$	imm ≠ value
bnez	rs1,imm	branch if not equal to zero	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] \neq X[rs2])$	imm ≠ value
call	label		$X[rd] \leftarrow PC + 8; PC \leftarrow \&symbol$	
		branch to subroutine	(rd=X1 if rd omitted)	imm ≠ value
csrrw	rd,csr,rs1	control & status register read & write	X[rd] ← CSR[csr]; CSR[csr] ← rs1	
csrw	csr,rs1	control & status register write	CSR[csr] ← rs1	
j	imm	unconditional branch	PC ← PC + sext(imm)	imm ≠ value
jal	rd,imm	unconditional branch with offset	$X[rd] \leftarrow PC + 4$; $PC \leftarrow PC + sext(imm)$	imm ≠ value
jal	imm	unconditional branch with onset		rd=X1 if rd omitd
jalr	rd,rs1,imm			imm ≠ value
jalr	rs	unconditional branch with offset & link	$X[rd] \leftarrow PC+4; PC \leftarrow (X[rs1] + sext(imm)) \& \sim 1$	rd=X1 if rd omitd
jalr	rs,imm	100 11 14 14	DO VI 41	
jr	rs1	unconditional branch to register address	PC ← X[rs1]	
la lb	rd,symbol rd,imm(rs1)	load absolute address of symbol	$X[rd] \leftarrow & symbol$	
1bu	rd,imm(rs1)	load byte load byte unsigned	$X[rd] \leftarrow sext(M[X[rs1] + sext(imm)][7:0])$ $X[rd] \leftarrow M[X[rs1] + sext(imm)][7:0]$	
1h	rd,imm(rs1)	load byte drisigned	$X[rd] \leftarrow M[X[rs1] + Sext(imm)] [7.0]$ $X[rd] \leftarrow Sext(M[X[rs1] + Sext(imm)] [15:0])$	
lhu	rd,imm(rs1)	load halfword unsigned	$X[rd] \leftarrow M[X[rs1] + sext(imm)][15:0]$	
li	rd,imm	load immediate	$X[rd] \leftarrow imm$	
lw	rd,imm(rs1)	load word into register	$X[rd] \leftarrow M[X[rs1] + sext(imm)]$ [31:0]	
lui	rd,imm	load upper immediate	X[rd] ← imm[31:12] << 12	
mret	•	machine mode exception return	PC ← CSR[mepc]	
mv	rd,rs1	move	$X[rd] \leftarrow X[rs1]$	
neg	rd,rs2	negate	X[rd] ← -X[rs2]	
nop		no operation	nada (PC ← PC + 4)	
not	rd,rs2	ones complement	$X[rd] \leftarrow \sim X[rs2]$	
or	rd,rs1,rs2	bitwise inclusive OR	$X[rd] \leftarrow X[rs1] \mid X[rs2]$	
ori	rd,rs1,imm	bitwise inclusive OR immediate	$X[rd] \leftarrow X[rs1] \mid sext(imm)$	
ret		return from subroutine	PC ← X1	
sb	rs2,imm(rs1)	store byte in memory	M[X[rs1] + sext(imm)] ← X[rs2][7:0]	
seqz	rd,rs1	set if equal to zero	$X[rd] \leftarrow (X[rs1] == 0)?1:0$	
sgtz	rd,rs2	set if greater than zero	$X[rd] \leftarrow (X[rs2] >_s 0) ? 1 : 0$	
sh	rs2,imm(rs1)	store halfword in memory	M[X[rs1] + sext(imm)] ← X[rs2][15:0]	
sw sll	rs2,imm(rs1) rd,rs1,rs2		M[X[rs1] + sext(imm)] ← X[rs2]	-
slli	rd,rs1,rs2 rd,rs1,shft amt	logical shift left logical shift left immediate	$X[rd] \leftarrow X[rs1] << X[rs2]$ $X[rd] \leftarrow X[rs1] << shft_amt$	
slt	rd,rs1,rs2	set if less than	$X[rd] \leftarrow X[rs1] < sint_arit$ $X[rd] \leftarrow (X[rs1] <_s X[rs2]) ? 1 : 0$	1
slti	rd,rs1,imm	set if less than immediate	$X[rd] \leftarrow (X[rs1] \leq_s X[rs2]) : 1 : 0$ $X[rd] \leftarrow (X[rs1] \leq_s sext(imm)) ? 1 : 0$	
sltiu	rd,rs1,imm	set if less than immediate unsigned	$X[rd] \leftarrow (X[rs1] \leq sext(imm)) ? 1 : 0$	1
sltu	rd,rs1,rs2	set if less than unsigned	$X[rd] \leftarrow (X[rs1] \leq_u X[rs2]) ? 1:0$	1
sltz	rd,rs1	set if less than zero	$X[rd] \leftarrow (X[rs1] <_s 0) ? 1 : 0$	
snez	rd,rs2	set if not equal to zero	$X[rd] \leftarrow (X[rs2] \neq 0) ? 1 : 0$	
sra	rd,rs1,rs2	arithmetic shift right	$X[rd] \leftarrow X[rs1] >>_s X[rs2]$	
srai	rd,rs1,shft_amt	arithmetic shift right immediate	X[rd] ← X[rs1] >> _s shft_amt	
srl	rd,rs1,rs2	logical shift right	$X[rd] \leftarrow X[rs1] >> X[rs2]$	
srli	rd,rs1,imm	logical shift right immediate	$X[rd] \leftarrow X[rs1] >> imm$	
sub	rd,rs1,rs2	subtract	$X[rd] \leftarrow X[rs1] - X[rs2]$	
xor	rd,rs1,rs2	exclusive OR	$X[rd] \leftarrow X[rs1] ^ X[rs2]$	
xori	rd,rs1,imm	exclusive OR immediate	X[rd] ← X[rs1] ^ sext(imm)	
/ - l 1 ! !	indicates aseudoinstructions)			

(shading indicates pseudoinstructions)



Instruction Formats

31	25	24	20	19	15	14	12	11	7	6	0		
funct7		rsz	2	rs	1	fun	ct3	ro	d	opc	ode	R-type	
imm[11:0]			rs	rs1 funct3		ct3	rd		rd opcode		I-type		
imm[11:5]	rs	2	rs	1	fun	ct3	imm	[4:0]	opc	ode	S-type	
imm[12	imm[12,10:5] rs2		2	rs	1	fun	ct3	imm[4	:1,11]	opc	ode	B-type	
	imm[31:12]							ro	d	opc	ode	U-type	
imm[20,10:1,11,19:12]								ro	ŀ	opc	ode	J-type	

RISC-V Base Instruction Set

				struction set			
	imm[31:12]			rd	0110111	LUI	U
	imm[31:12]			rd	0010111	AUIPC	U
imi	m[20,10:1,11,	19:12]		rd	1101111	JAL	J
imm[11:0]	rs1	000	rd	1100111	JALR	I
imm[11:0]	rs1	000	rd	0000011	LB	I
imm[11:0]	rs1	001	rd	0000011	LH	I
imm[11:0]	rs1	010	rd	0000011	LW	I
imm[11:0]	rs1	100	rd	0000011	LBU	I
imm[11:0]	rs1	101	rd	0000011	LHU	I
imm[11:0]	rs1	000	rd	0010011	ADDI	I
imm[11:0]	rs1	010	rd	0010011	SLTI	I
imm[11:0]	rs1	011	rd	0010011	SLTIU	I
imm[11:0]	rs1	110	rd	0010011	ORI	I
imm[11:0]	rs1	100	rd	0010011	XORI	I
imm[11:0]	rs1	111	rd	0010011	ANDI	I
imm[11:5]	*imm[4:0]	rs1	001	rd	0010011	SLLI	I
0000000	*imm[4:0]	rs1	101	rd	0010011	SRLI	I
0100000	*imm[4:0]	rs1	101	rd	0010011	SRAI	I
imm[12,10:5]	rs2	rs1	000	imm[4:1,11]	1100011	BEQ	В
imm[12,10:5]	rs2	rs1	001	imm[4:1,11]	1100011	BNE	В
imm[12,10:5]	rs2	rs1	100	imm[4:1,11]	1100011	BLT	В
imm[12,10:5]	rs2	rs1	101	imm[4:1,11]	1100011	BGE	В
imm[12,10:5]	rs2	rs1	110	imm[4:1,11]	1100011	BLTU	В
imm[12,10:5]	rs2	rs1	111	imm[4:1,11]	1100011	BGEU	В
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB	S
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH	S
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW	S
0000000	rs2	rs1	000	rd	0110011	ADD	R
0100000	rs2	rs1	000	rd	0110011	SUB	R
0000000	rs2	rs1	001	rd	0110011	SLL	R
0000000	rs2	rs1	010	rd	0110011	SLT	R
0000000	rs2	rs1	011	rd	0110011	SLTU	R
0000000	rs2	rs1	100	rd	0110011	XOR	R
0000000	rs2	rs1	101	rd	0110011	SRL	R
0100000	rs2	rs1	101	rd	0110011	SRA	R
0000000	rs2	rs1	110	rd	0110011	OR	R
0000000	rs2	rs1	111	rd	0110011	AND	R
csr		rs1	001	rd	1110011	CSRRW	sys
0011000	01000	0000	000	00000	1110011	MRET	sys
	<u> </u>	ı.					

