## Exercise 3.29.

Another way to construct an or-gate is as a compound digital logic device, built from and-gates and inverters. Define a procedure or-gate that accomplishes this. What is the delay time of the or-gate in terms of and-gate-delay and inverter-delay?

## Answer.

Consider the law of De Morgan, which shows different ways for expressing the same logical function:

$$A_1 \lor A_2 = \overline{A_1 \lor A_2}$$
$$= \overline{A_1 \land \overline{A_2}}$$

To erecting an or-gate of two input signal  $A_1$  and  $A_2$  from and-gates and inverters, we first invert each of them respectively, then compute the logical-and of their output and obtain the designated logical-or by one more inverting. Figure 1 shows such an or-gate build from and-gates and inverters.




Figure 1. An or-gate build from and-gates and inverters.

We can also express this idea in Lisp:

Notice that in this implementation, although the or-gate is built from three inverters and an and-gate, the first two inverters propogate their output to the and-gate parallelly, rather than serially. This indicates that the and-gate waited merely one <code>inverter-delay</code> until it began to proceed the signal. Hence, the delay time of the or-gate here turn out to be:

 $\verb|or-gate-delay| = 2 \times \verb|inverter-delay| + \verb|and-gate-delay|$ 

<sup>\*.</sup> Creative Commons 2013, Lawrence X. Amlord (颜世敏, aka 颜序).