High-Speed CAN Transceiver

Features:

- Supports 1 Mb/s Operation
- Implements ISO-11898-5 Standard Physical Layer Requirements
- Very Low Standby Current (5 μA, typical)
- VIo Supply Pin to Interface Directly to CAN Controllers and Microcontrollers with 1.8V to 5.5V I/O
- SPLIT Output Pin to Stabilize Common Mode in Biased Split Termination Schemes
- CAN Bus Pins are Disconnected when Device is Unpowered
 - An Unpowered Node or Brown-Out Event will Not Load the CAN Bus
- · Detection of Ground Fault:
 - Permanent Dominant Detection on TXD
 - Permanent Dominant Detection on Bus
- Power-on Reset and Voltage Brown-Out Protection on VDD and Vio Pin
- Protection Against Damage Due to Short-Circuit Conditions (Positive or Negative Battery Voltage)
- Protection Against High-Voltage Transients in Automotive Environments
- · Automatic Thermal Shutdown Protection
- · Suitable for 12V and 24V Systems
- Meets or exceeds stringent automotive design requirements including "Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications", Version 1.3, May 2012
- High-Noise Immunity Due to Differential Bus Implementation

- High ESD Protection on CANH and CANL, Meets IEC61000-4-2 greater ±8 kV
- Available in PDIP-8L, SOIC-8L and 3x3 DFN-8L
- · Temperature ranges:
 - Extended (E): -40°C to +125°C
 - High (H): -40°C to +150°C

Description:

The MCP2561/2 is a Microchip Technology Inc. second generation high-speed CAN transceiver. It serves as an interface between a CAN protocol controller and the physical two-wire CAN bus.

The device meets the automotive requirements for high-speed (up to 1 Mb/s), low quiescent current, electromagnetic compatibility (EMC) and electrostatic discharge (ESD).

Package Types


MCP2561 PDIP, SOIC	MCP2562 PDIP, SOIC				
TxD 1 8 STBY Vss 2 7 CANH VbD 3 6 CANL RxD 4 5 SPLIT	TXD 1 8 STBY VSS 2 7 CANH VDD 3 6 CANL RXD 4 5 Vio				
MCP2561 3x3 DFN*	MCP2562 3x3 DFN*				
TXD 1	TXD 1				
* Includes Exposed Thermal Pad (EP); see Table 1-2					

MCP2561/2 Family Members

Device	Feature	Description
MCP2561	Split pin	Common mode stabilization
MCP2561	VIO pin	Internal level shifter on digital I/O pins

Note: For ordering information, see the "Product Identification System" section on page 27.

Block Diagram



- Note 1: There is only one receiver implemented. The receiver can operate in Low-Power or High-Speed mode.
 - 2: Only MCP2561 has the SPLIT pin.
 - 3: Only MCP2562 has the Vio pin. In MCP2561, the supply for the digital I/O is internally connected to VDD.

1.0 DEVICE OVERVIEW

The MCP2561/2 is a high-speed CAN, fault-tolerant device that serves as the interface between a CAN protocol controller and the physical bus. The MCP2561/2 device provides differential transmit and receive capability for the CAN protocol controller, and is fully compatible with the ISO-11898-5 standard. It will operate at speeds of up to 1 Mb/s.

Typically, each node in a CAN system must have a device to convert the digital signals generated by a CAN controller to signals suitable for transmission over the bus cabling (differential output). It also provides a buffer between the CAN controller and the high-voltage spikes that can be generated on the CAN bus by outside sources.

1.1 Mode Control Block

The MCP2561/2 supports two modes of operation:

- Normal
- Standby

These modes are summarized in Table 1-1.

1.1.1 NORMAL MODE

Normal mode is selected by applying a low-level to the STBY pin. The driver block is operational and can drive the bus pins. The slopes of the output signals on CANH and CANL are optimized to produce minimal electromagnetic emissions (EME).

The high speed differential receiver is active.

1.1.2 STANDBY MODE

The device may be placed in Standby mode by applying a high-level to the STBY pin. In Standby mode, the transmitter and the high-speed part of the receiver are switched off to minimize power consumption. The low-power receiver and the wake-up filter block are enabled in order to monitor the bus for activity. The receive pin (RXD) will show a delayed representation of the CAN bus, due to the wake-up filter.

TABLE 1-1: MODES OF OPERATION

Mode	STBY Pin	Rxd Pin				
Wode	SIBI PIII	LOW	HIGH			
Normal	LOW	Bus is dominant	Bus is recessive			
Standby	HIGH	Wake-up request is detected	No wake-up request detected			

1.2 Transmitter Function

The CAN bus has two states: Dominant and Recessive. A Dominant state occurs when the differential voltage between CANH and CANL is greater than VDIFF(D)(I). A Recessive state occurs when the differential voltage is less than VDIFF(R)(I). The Dominant and Recessive states correspond to the Low and High state of the TXD input pin, respectively. However, a Dominant state initiated by another CAN node will override a Recessive state on the CAN bus.

1.3 Receiver Function

In Normal mode, the RXD output pin reflects the differential bus voltage between CANH and CANL. The Low and High states of the RXD output pin correspond to the Dominant and Recessive states of the CAN bus, respectively.

1.4 Internal Protection

CANH and CANL are protected against battery shortcircuits and electrical transients that can occur on the CAN bus. This feature prevents destruction of the transmitter output stage during such a fault condition.

The device is further protected from excessive current loading by thermal shutdown circuitry that disables the output drivers when the junction temperature exceeds a nominal limit of +175°C. All other parts of the chip remain operational, and the chip temperature is lowered due to the decreased power dissipation in the transmitter outputs. This protection is essential to protect against bus line short-circuit-induced damage.

1.5 Permanent Dominant Detection

The MCP2561/2 device prevents two conditions:

- Permanent dominant condition on Txp
- · Permanent dominant condition on the bus

In Normal mode, if the MCP2561/2 detects an extended Low state on the TxD input, it will disable the CANH and CANL output drivers in order to prevent the corruption of data on the CAN bus. The drivers will remain disabled until TxD goes High.

In Standby mode, if the MCP2561/2 detects an extended dominant condition on the bus, it will set the RXD pin to Recessive state. This allows the attached controller to go to Low-Power mode until the dominant issue is corrected. RXD is latched High until a Recessive state is detected on the bus, and the wake-up function is enabled again.

Both conditions have a time-out of 1.25 ms (typical). This implies a maximum bit time of 69.44 μ s (14.4 kHz), allowing up to 18 consecutive dominant bits on the bus.

1.6 Power-on Reset (POR) and Undervoltage Detection

The MCP2561/2 has undervoltage detection on both supply pins: VDD and VIo. Typical undervoltage thresholds are 1.2V for VIO and 4V for VDD.

When the device is powered on, CANH and CANL remain in a high-impedance state until both VDD and VIO exceed their undervoltage levels. In addition, CANH and CANL will remain in a high-impedance state if TXD is Low when both undervoltage thresholds are reached. CANH and CANL will become active only after TXD is asserted High. Once powered on, CANH and CANL will enter a high-impedance state if the voltage level at VDD or VIO drop below the undervoltage levels, providing voltage brown-out protection during normal operation.

In Normal mode, the receiver output is forced to Recessive state during an undervoltage condition. In Standby mode, the low-power receiver is only enabled when both VDD and VIO supply voltages rise above their respective undervoltage thresholds. Once these threshold voltages are reached, the low-power receiver is no longer controlled by the POR comparator and remains operational down to about 2.5V on the VDD supply (MCP2561/2). The MCP2562 transfers data to the RXD pin down to 1V on the VIO supply.

1.7 Pin Descriptions

Table 1-2 describes the pinout.

TABLE 1-2: MCP2561/2 PINOUT

MCP2561 3x3 DFN	MCP2561 PDIP, SOIC	MCP2562 3x3 DFN	MCP2562 PDIP, SOIC	Symbol	Pin Function
1	1	1	1	Txd	Transmit Data Input
2	2	2	2	Vss	Ground
3	3	3	3	VDD	Supply Voltage
4	4	4	4	Rxd	Receive Data Output
5	5	_	_	SPLIT	Common Mode Stabilization - MCP2561 only
_	_	5	5	Vio	Digital I/O Supply Pin - MCP2562 only
6	6	6	6	CANL	CAN Low-Level Voltage I/O
7	7	7	7	CANH	CAN High-Level Voltage I/O
8	8	8	8	STBY	Standby Mode Input
9	_	9	_	EP	Exposed Thermal Pad

1.7.1 TRANSMITTER DATA INPUT PIN (Txd)

The CAN transceiver drives the differential output pins CANH and CANL according to TxD. It is usually connected to the transmitter data output of the CAN controller device. When TxD is Low, CANH and CANL are in the Dominant state. When TxD is High, CANH and CANL are in the Recessive state, provided that another CAN node is not driving the CAN bus with a Dominant state. TxD is connected to an internal pull-up resistor (nominal 33 k Ω) to VDD or VIO, in the MCP2561 or MCP2562, respectively.

1.7.2 GROUND SUPPLY PIN (Vss)

Ground supply pin.

1.7.3 SUPPLY VOLTAGE PIN (VDD)

Positive supply voltage pin. Supplies transmitter and receiver.

1.7.4 RECEIVER DATA OUTPUT PIN (Rxd)

RXD is a CMOS-compatible output that drives High or Low depending on the differential signals on the CANH and CANL pins, and is usually connected to the receiver data input of the CAN controller device. RXD is High when the CAN bus is Recessive, and Low in the Dominant state. RXD is supplied by VDD or VIO, in the MCP2561 or MCP2562, respectively.

1.7.5 SPLIT PIN (MCP2561 ONLY)

Reference Voltage Output (defined as VDD/2). The pin is only active in Normal mode. In Standby mode, or when VDD is off, SPLIT floats.

1.7.6 Vio PIN (MCP2562 ONLY)

Supply for digital I/O pins. In the MCP2561, the supply for the digital I/O (TXD, RXD and STBY) is internally connected to VDD.

1.7.7 CAN LOW PIN (CANL)

The CANL output drives the Low side of the CAN differential bus. This pin is also tied internally to the receive input comparator. CANL disconnects from the bus when MCP2561/2 is not powered.

1.7.8 CAN HIGH PIN (CANH)

The CANH output drives the high-side of the CAN differential bus. This pin is also tied internally to the receive input comparator. CANH disconnects from the bus when MCP2561/2 is not powered.

1.7.9 STANDBY MODE INPUT PIN (STBY)

This pin selects between Normal or Standby mode. In Standby mode, the transmitter, high speed receiver and SPLIT are turned off, only the low power receiver and wake-up filter are active. STBY is connected to an internal MOS pull-up resistor to VDD or VIO, in the MCP2561 or MCP2562, respectively. The value of the MOS pull-up resistor depends on the supply voltage. Typical values are 660 k Ω for 5V, 1.1 M Ω for 3.3V and 4.4 M Ω for 1.8V

1.7.10 EXPOSED THERMAL PAD (EP)

It is recommended to connect this pad to Vss to enhance electromagnetic immunity and thermal resistance.

1.8 Typical Applications

FIGURE 1-1: MCP2561 WITH SPLIT PIN





FIGURE 1-2: MCP2562 WITH Vio PIN



2.0 ELECTRICAL CHARACTERISTICS

2.1 Terms and Definitions

A number of terms are defined in ISO-11898 that are used to describe the electrical characteristics of a CAN transceiver device. These terms and definitions are summarized in this section.

2.1.1 BUS VOLTAGE

VCANL and VCANH denote the voltages of the bus line wires CANL and CANH relative to ground of each individual CAN node.

2.1.2 COMMON MODE BUS VOLTAGE RANGE

Boundary voltage levels of VCANL and VCANH with respect to ground, for which proper operation will occur, if up to the maximum number of CAN nodes are connected to the bus.

2.1.3 DIFFERENTIAL INTERNAL CAPACITANCE, CDIFF (OF A CAN NODE)

Capacitance seen between CANL and CANH during the Recessive state, when the CAN node is disconnected from the bus (see Figure 2-1).

2.1.4 DIFFERENTIAL INTERNAL RESISTANCE, RDIFF (OF A CAN NODE)

Resistance seen between CANL and CANH during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

2.1.5 DIFFERENTIAL VOLTAGE, VDIFF (OF CAN BUS)

Differential voltage of the two-wire CAN bus, value VDIFF = VCANH - VCANL.


2.1.6 INTERNAL CAPACITANCE, CIN (OF A CAN NODE)

Capacitance seen between CANL (or CANH) and ground during the Recessive state, when the CAN node is disconnected from the bus (see Figure 2-1).

2.1.7 INTERNAL RESISTANCE, RIN (OF A CAN NODE)

Resistance seen between CANL (or CANH) and ground during the Recessive state, when the CAN node is disconnected from the bus (see Figure 2-1).

FIGURE 2-1: PHYSICAL LAYER DEFINITIONS



Absolute Maximum Ratings†

Vdd	7.0V
VIO	7.0V
DC Voltage at TxD, RxD, STBY and Vss	0.3V to Vio + 0.3V
DC Voltage at CANH, CANL and SPLIT	58V to +58V
Transient Voltage on CANH, CANL (ISO-7637) (Figure 2-5)	150V to +100V
Storage temperature	55°C to +150°C
Operating ambient temperature	40°C to +150°C
Virtual Junction Temperature, TvJ (IEC60747-1)	40°C to +190°C
Soldering temperature of leads (10 seconds)	+300°C
ESD protection on CANH and CANL pins for MCP2561 (IEC 61000-4-2)	±14 kV
ESD protection on CANH and CANL pins for MCP2562 (IEC 61000-4-2)	±8 kV
ESD protection on CANH and CANL pins (IEC 801; Human Body Model)	±8 kV
ESD protection on all other pins (IEC 801; Human Body Model)	±4 kV
ESD protection on all pins (IEC 801; Machine Model)	±300V
ESD protection on all pins (IEC 801; Charge Device Model)	±750V

† NOTICE: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2.2 DC Characteristics

Electrical Characteristics: Extended (E): TAMB = -40° C to $+125^{\circ}$ C and High (H): TAMB = -40° C to $+150^{\circ}$ C; VDD = 4.5 V to 5.5 V, VIO = 1.8 V to 5.5 V (Note 2), RL = 60Ω ; unless otherwise specified.								
Characteristic	Sym	Min	Тур	Max	Units	Conditions		
SUPPLY	•		<u>'</u>			,		
VDD Pin								
Voltage Range	VDD	4.5	_	5.5				
Supply Current	IDD	_	5	10	mA	Recessive; VTXD = VDD		
		-	45	70		Dominant; VTXD = 0V		
Standby Current	IDDS	_	5	15	μΑ	MCP2561		
		_	5	15		MCP2562; Includes IIO		
High Level of the POR Comparator	VPORH	3.8	_	4.3	V			
Low Level of the POR Comparator	VPORL	3.4	_	4.0	V			
Hysteresis of POR Comparator	VPORD	0.3	_	0.8	V			
V _{IO} Pin								
Digital Supply Voltage Range	Vio	1.8	_	5.5	V			
Supply Current on Vio	lio	_	4	30	μA	Recessive; VTXD = VIO		
			85	500	T '	Dominant; VTXD = 0V		
Standby Current	IDDS	_	0.3	1	μA	(Note 1)		
Undervoltage detection on Vio	Vuvd(io)	_	1.2	_	V	(Note 1)		
BUS LINE (CANH; CANL) TRA	` ′		I		Į.			
CANH; CANL: Recessive Bus Output Voltage	Vo(R)	2.0	0.5VDD	3.0	V	VTXD = VDD; No load		
CANH; CANL: Bus Output Voltage in Standby	Vo(s)	-0.1	0.0	+0.1	V	STBY = VTXD = VDD; No load		
Recessive Output Current	IO(R)	-5	_	+5	mA	-24V < VCAN < +24V		
CANH: Dominant Output Voltage	Vo(D)	2.75	3.50	4.50	V	Txd = 0		
CANL: Dominant Output Voltage		0.50	1.50	2.25				
Symmetry of Dominant Output Voltage (VDD – VCANH – VCANL)	Vo(D)(M)	-400	0	+400	mV	VTXD = VSS		
Dominant: Differential Output Voltage	Vo(DIFF)	1.5	2.0	3.0	V	VTXD = VSS; Figure 2-2, Figure 2-4		
Recessive: Differential Output Voltage		-120	0	12	mV	VTXD = VDD, Figure 2-2, Figure 2-4		
		-500	0	50	mV	VTXD = VDD no load. Figure 2-2, Figure 2-4		
CANH: Short Circuit Output Current	lo(sc)	-120	85		mA	VTXD = VSS; VCANH = 0V; CANL: floating		
CANL: Short Circuit Output Current		_	75	+120		VTXD = VSS; VCANL = 18V; CANH: floating		

Note 1: Only characterized; not 100% tested.

^{2:} Only MCP2562 has VIO pin. For the MCP2561, VIO is internally connected to VDD.

^{3: -12}V to 12V is ensured by characterization, tested from -2V to 7V.

2.2 DC Characteristics (Continued)

Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C and High (H): TAMB = -40°C to +150°C; VDD = 4.5V to 5.5V, VIO = 1.8V to 5.5V (Note 2), RL = 60Ω; unless otherwise specified.

VDD = 4.5V to 5.5V, VIO = 1.8V to 5.5V (Note 2), RL = 60Ω ; unless otherwise specified.									
Characteristic	Sym	Min	Тур	Max	Units	Conditions			
BUS LINE (CANH; CANL) RE	ECEIVER								
Recessive Differential Input Voltage	VDIFF(R)(I)	-1.0	_	+0.5	V	Normal Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)			
		-1.0	_	+0.4		Standby Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)			
Dominant Differential Input Voltage	VDIFF(D)(I)	0.9	_	VDD	V	Normal Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)			
		1.0	_	VDD		Standby Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)			
Differential Receiver Threshold	VTH(DIFF)	0.5	0.7	0.9	V	Normal Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)			
		0.4	_	1.15		Standby Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)			
Differential Input Hysteresis	VHYS(DIFF)	50	_	200	mV	Normal mode, see Figure 2-6, (Note 1)			
Common Mode Input Resistance	RIN	10	_	30	kΩ	(Note 1)			
Common Mode Resistance Matching	RIN(M)	-1	0	+1	%	VCANH = VCANL, (Note 1)			
Differential Input Resistance	RIN(DIFF)	10	_	100	kΩ	(Note 1)			
Common Mode Input Capacitance	CIN(CM)	_	_	20	pF	VTXD = VDD; (Note 1)			
Differential Input Capacitance	CIN(DIFF)	_	_	10		VTXD = VDD; (Note 1)			
CANH, CANL: Input Leakage	lu	-5	_	+5	μA	VDD = VTXD = VSTBY = 0V. For MCP2562 , VIO = 0V. VCANH = VCANL = 5 V.			
COMMON MODE STABILIZA	TION OUTPUT	(SPLIT)							
Output Voltage	Vo	0.3VDD	0.5Vdd	0.7VDD	V	Normal mode; ISPLIT = -500 µA to +500 µA			
		0.45VDD	0.5VDD	0.55VDD	V	Normal mode; $RL \ge 1 M\Omega$			
Leakage Current	Ι _L	-5	_	+5	μA	Standby mode; VSPLIT = -24V to + 24V (ISO 11898: -12V ~ +12V)			

Note 1: Only characterized; not 100% tested.

3: -12V to 12V is ensured by characterization, tested from -2V to 7V.

^{2:} Only MCP2562 has Vio pin. For the MCP2561, Vio is internally connected to VDD.

2.2 DC Characteristics (Continued)


Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C and High (H): TAMB = -40°C to +150°C; VDD = 4.5V to 5.5V, VIO = 1.8V to 5.5V (Note 2), RL = 60Ω ; unless otherwise specified.

VDD = 4.5 V to 5.5 V, VIO = 1.6 V to 5.5 V (Note 2), INC = 0022, difference specified.										
Characteristic	Sym	Min	Тур	Max	Units	Conditions				
DIGITAL INPUT PINS (TXD, STE	DIGITAL INPUT PINS (Txd, STBY)									
High-Level Input Voltage	V_{IH}	0.7VIO		VIO + 0.3	V					
Low-Level Input Voltage	V_{IL}	-0.3		0.3VIO	V					
High-Level Input Current	I _{IH}	-1		+1	μA					
TXD: Low-Level Input Current	I _{IL(TXD)}	-270	-150	-30	μA					
STBY: Low-Level Input Current	I _{IL(STBY)}	-30	_	-1	μA					
RECEIVE DATA (RXD) OUTPUT										
High-Level Output Voltage	V _{OH}	VDD - 0.4	_	_	V	IOH = -2 mA (MCP2561) ; typical -4 mA				
		VIO - 0.4	_	_		IOH = -1 mA (MCP2562); typical -2 mA				
Low-Level Output Voltage	V _{OL}			0.4	V	IOL = 4 mA; typical 8 mA				
THERMAL SHUTDOWN										
Shutdown Junction Temperature	$T_{J(SD)}$	165	175	185	°C	-12V < V(CANH, CANL) < +12V, (Note 1)				
Shutdown Temperature Hysteresis	T _{J(HYST)}	20	_	30	°C	-12V < V(CANH, CANL) < +12V, (Note 1)				

Note 1: Only characterized; not 100% tested.

2: Only MCP2562 has Vio pin. For the MCP2561, Vio is internally connected to VDD.

3: -12V to 12V is ensured by characterization, tested from -2V to 7V.



2.3 AC Characteristics

Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C and High (H): TAMB = -40°C to +150°C; VDD = 4.5V to 5.5V, VIO = 1.8V to 5.5V (Note 2), $RL = 60\Omega$; unless otherwise specified.

Param. No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions
1	tBIT	Bit Time	1	_	69.44	μs	
2	fвıт	Bit Frequency	14.4	_	1000	kHz	
3	tTXD-BUSON	Delay Txp Low to Bus Dominant	_	_	70	ns	
4	tTXD-BUSOFF	Delay Txp High to Bus Recessive	_	_	125	ns	
5	tBUSON-RXD	Delay Bus Dominant to RXD	_	_	70	ns	
6	tBUSOFF-RXD	Delay Bus Recessive to RXD	_	_	110	ns	
7	ttxd - RXD	Propagation Delay Txp to Rxp	_	_	125	ns	Negative edge on TxD
8			_	_	235		Positive edge on TXD
9	tFLTR(WAKE)	Delay Bus Dominant to RXD (Standby mode)	0.5	1	4	μs	Standby mode
10	tWAKE	Delay Standby to Normal Mode	5	25	40	μs	Negative edge on STBY
11	tPDT	Permanent Dominant Detect Time	_	1.25	_	ms	TXD = 0V
12	tPDTR	Permanent Dominant Timer Reset	_	100	_	ns	The shortest recessive pulse on TXD or CAN bus to reset Permanent Dominant Timer

FIGURE 2-3: TEST LOAD CONDITIONS




FIGURE 2-4: TEST CIRCUIT FOR ELECTRICAL CHARACTERISTICS




FIGURE 2-5: TEST CIRCUIT FOR AUTOMOTIVE TRANSIENTS





FIGURE 2-6: HYSTERESIS OF THE RECEIVER



2.4 Timing Diagrams and Specifications

FIGURE 2-7: TIMING DIAGRAM FOR AC CHARACTERISTICS




FIGURE 2-8: TIMING DIAGRAM FOR WAKEUP FROM STANDBY





FIGURE 2-9: PERMANENT DOMINANT TIMER RESET DETECT




2.5 Thermal Specifications

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions			
Temperature Ranges									
Specified Temperature Range	TA	-40	_	+125	°C				
		-40	_	+150					
Operating Temperature Range	TA	-40	_	+150	°C				
Storage Temperature Range	TA	-65	_	+155	°C				
Thermal Package Resistances									
Thermal Resistance, 8L-DFN 3x3	θЈА	_	56.7	_	°C/W				
Thermal Resistance, 8L-PDIP	θЈА	_	89.3	_	°C/W				
Thermal Resistance, 8L-SOIC	θЈА		149.5		°C/W				


3.0 PACKAGING INFORMATION

3.1 **Package Marking Information**


8-Lead DFN (3x3 mm)





Part Number	Code
MCP2561-E/MF	DADR
MCP2561T-E/MF	DADR
MCP2561-H/MF	DADS
MCP2561T-H/MF	DADS
MCP2562-E/MF	DADU
MCP2562T-E/MF	DADU
MCP2562-H/MF	DADT
MCP2562T-H/MF	DADT
_	•



8-Lead PDIP (300 mil)










Example:

OR

8-Lead SOIC (150 mil)







Legend: XX...X Customer-specific information

Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimension	Dimension Limits			MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	3.00 BSC			
Exposed Pad Width	E2	1.34	-	1.60	
Overall Width	Е		3.00 BSC		
Exposed Pad Length	D2	1.60	-	2.40	
Contact Width	q	0.25 0.30 0.35			
Contact Length	L	0.20	0.30	0.55	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2	2.		
Optional Center Pad Length	T2			1.55
Contact Pad Spacing	C1		3.10	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.65
Distance Between Pads	G	0.30		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES			
Dimens	sion Limits	MIN	NOM	MAX		
Number of Pins	N	8				
Pitch	е	.100 BSC				
Top to Seating Plane	А	2				
Molded Package Thickness	A2	.115	.130	.195		
Base to Seating Plane	A1	.015	_	ı		
Shoulder to Shoulder Width	Е	.290	.310	.325		
Molded Package Width	E1	.240	.250	.280		
Overall Length	D	.348	.365	.400		
Tip to Seating Plane	L	.115	.130	.150		
Lead Thickness	С	.008	.010	.015		
Upper Lead Width	b1	.040	.060	.070		
Lower Lead Width	b	.014	.018	.022		
Overall Row Spacing §	eB	_	_	.430		

Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	8			
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	ı	-	
Standoff §	A1	0.10	į	0.25	
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25 - 0.50			
Foot Length	L	0.40	1.27		
Footprint	L1	1.04 REF			
Foot Angle	φ	0°	ī	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5° - 15°			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M $\,$


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units MILLIMETERS		S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

APPENDIX A: REVISION HISTORY

Revision A (March 2013)

• Original Release of this Document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-x</u>	<u>/xx</u>	Ex	Examples:		
Device	Temperature Range	Package	a)	MCP2561-E/MF:	Extended Temperature, 8LD 3x3 DFN package.	
Device:	MCP2561: MCP2561T: MCP2562: MCP2562T:	(Tape and Reel) (DFN and SOIC only)	b) c) d) e)	MCP2561T-E/MF MCP2561-E/P: MCP2561-E/SN: MCP2561T-E/SN:	Extended Temperature, 8LD 3x3 DFN package. Extended Temperature, 8LD PDIP package. Extended Temperature, 8LD SOIC package.	
Temperature Range:		°C to +125°C (Extended) °C to +150°C (High)			8LD SOIC package.	
Package:	MF = Plast	ic Dual Flat, No Lead Package - 3x3x0.9 mm	a)	MCP2561-H/MF:	High Temperature, 8LD 3x3 DFN package.	
	P = Plast	, 8-lead iic Dual In-Line - 300 mil Body, 8-lead iic Small Outline - Narrow, 3.90 mm Body,	b)	MCP2561T-H/MF	:Tape and Reel, High Temperature, 8LD 3x3 DFN package.	
	8-lea	d	c)	MCP2561-H/P:	High Temperature, 8LD PDIP package.	
			d)	MCP2561-H/SN:	High Temperature, 8LD SOIC package.	
			e)	MCP2561T-H/SN	Tape and Reel, High Temperature, 8LD SOIC package.	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62977-079-5

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou

Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham**

Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12