



# 正基科技股份有限公司

## SPECIFICATION

SPEC. NO. : \_\_\_\_\_ REV : \_\_\_\_\_ 1.4

DATE : \_\_\_\_\_ 09. 16. 2015

PRODUCT NAME : \_\_\_\_\_ **AP6181**


Customer APPROVED	
Company	
Representative Signature	

PREPARED	REVIEW		APPROVED	DCC ISSUE
	PM	QA		

# AMPAK

## AP6181

Wi-Fi 802.11b/g/n  
SIP Module Spec Sheet



# Revision History

Date	Revision Content	Revised By	Version
2012/10/01	- Initial released	Joe	1.0
2012/12/26	- Modify Pin name 29,30	Brian	1.1
2015/06/10	- Add Mark Dimension	Chris	1.2
2015/08/16	- Modify Physical Dimensions	Brian	1.3
2015/09/16	- Add Process	Brian	1.4

# Contents

<b>Revision History.....</b>	<b>1</b>
<b>Contents .....</b>	<b>2</b>
<b>1. Introduction.....</b>	<b>3</b>
<b>2. Features.....</b>	<b>4</b>
<b>3. Deliverables .....</b>	<b>5</b>
3.1 Deliverables.....	5
3.2 Regulatory certifications .....	5
<b>4. General Specification .....</b>	<b>6</b>
4.1 Wi-Fi RF Specification .....	6
4.2 Voltages.....	7
4.2.1 Absolute Maximum Ratings.....	7
4.2.2 Recommended Operating Ratings .....	7
<b>5. Pin Assignments.....</b>	<b>8</b>
5.1 PCB Pin Outline.....	8
5.2 Pin Definition .....	8
<b>6. Dimensions .....</b>	<b>10</b>
6.1 Physical Dimensions .....	10
6.2 Recommended Footprint .....	11
<b>7. External clock reference .....</b>	<b>12</b>
7.1 SDIO Pin Description.....	12
<b>8. Host Interface Timing Diagram.....</b>	<b>13</b>
8.1 Power-up Sequence Timing Diagram .....	13
8.2 SDIO Default Mode Timing Diagram .....	14
8.3 SDIO High Speed Mode Timing Diagram .....	15
<b>9. Recommended Reflow Profile.....</b>	<b>16</b>
<b>10. Packing Information .....</b>	<b>18</b>
10.1 Label.....	18
10.2 Dimension.....	19
10.3 MSL Level / Storage Condition .....	22

# 1. Introduction

AMPAK Technology would like to announce a low-cost and low-power consumption module which has all of the Wi-Fi functionalities. The highly integrated module makes the possibilities of web browsing, VoIP, headsets and other applications. With seamless roaming capabilities and advanced security, also could interact with different vendors' 802.11b/g/n Access Points in the wireless LAN.


This wireless module complies with IEEE 802.11 b/g/n standard and it can achieve up to a speed of 72.2Mbps with single stream in 802.11n draft, 54Mbps as specified in IEEE 802.11g, or 11Mbps for IEEE 802.11b to connect to the wireless LAN. The integrated module provides SDIO interface for Wi-Fi.

This compact module is a total solution for Wi-Fi technologies. The module is specifically developed for Tablet, Smart phones and Portable devices.

## 2. Features

- Single-band 2.4GHz IEEE 802.11b/g/n
- Supports standard interfaces SDIO v2.0(50MHz, 4-bit and 1-bit)
- Integrated ARM Cortex-M3™ CPU with on-chip memory enables running IEEE802.11 firmware that can be field-upgraded with future features.
- Security:
  - i. Hardware WAPI acceleration engine
  - ii. AES and TKIP in hardware for faster data encryption and IEEE 802.11i compatibility
  - iii. WPA™ – and WPA2™ - (Personal) support for powerful encryption and authentication

A simplified block diagram of the module is depicted in the figure below.



## 3. Deliverables

### 3.1 Deliverables

The following products and software will be part of the product.

- Module with packaging
- Evaluation Kits
- Software utility for integration, performance test.
- Product Datasheet.
- Agency certified pre-tested report with the adapter board.

### 3.2 Regulatory certifications

The product delivery is a pre-tested module, without the module level certification. For module approval, the platform's antennas are required for the certification.

## 4. General Specification

### 4.1 Wi-Fi RF Specification

Conditions : VBAT=3.6V ; VDDIO=3.3V ; Temp:25 °C

Feature	Description
Model Name	AP6181
WLAN Standard	IEEE 802.11b/g/n, WiFi compliant
Host Interface	SDIO
Dimension	L x W x H: 12 x 12 x 1.4 (typical) mm
Frequency Range	2.412 GHz ~ 2.4835 GHz (2.4 GHz ISM Band)
Number of Channels	11 for North America, 13 for Europe, and 14 for Japan
Modulation	802.11b : DQPSK, DBPSK, CCK 802.11g/n : OFDM /64-QAM, 16-QAM, QPSK, BPSK
Output Power	802.11b /11Mbps : 16 dBm $\pm$ 1.5 dB @ EVM $\leq$ -9dB
	802.11g /54Mbps : 15 dBm $\pm$ 1.5 dB @ EVM $\leq$ -25dB
	802.11n /65Mbps : 14 dBm $\pm$ 1.5 dB @ EVM $\leq$ -28dB
Receive Sensitivity (11n, 20MHz) @10% PER	- MCS=0 PER @ -85 $\pm$ 1dBm, typical
	- MCS=1 PER @ -84 $\pm$ 1dBm, typical
	- MCS=2 PER @ -82 $\pm$ 1dBm, typical
	- MCS=3 PER @ -80 $\pm$ 1dBm, typical
	- MCS=4 PER @ -77 $\pm$ 1dBm, typical
	- MCS=5 PER @ -73 $\pm$ 1dBm, typical
	- MCS=6 PER @ -71 $\pm$ 1dBm, typical
Receive Sensitivity (11g) @10% PER	- 6Mbps PER @ -87 $\pm$ 1dBm, typical
	- 9Mbps PER @ -86 $\pm$ 1dBm, typical
	- 12Mbps PER @ -85 $\pm$ 1dBm, typical
	- 18Mbps PER @ -83 $\pm$ 1dBm, typical
	- 24Mbps PER @ -81 $\pm$ 1dBm, typical
	- 36Mbps PER @ -78 $\pm$ 1dBm, typical
	- 48Mbps PER @ -74 $\pm$ 1dBm, typical
Receive Sensitivity (11b) @8% PER	- 54Mbps PER @ -72 $\pm$ 1dBm, typical
	- 1Mbps PER @ -90 $\pm$ 1dBm, typical
	- 2Mbps PER @ -89 $\pm$ 1dBm, typical
	- 5.5Mbps PER @ -87 $\pm$ 1dBm, typical
	- 11Mbps PER @ -84 $\pm$ 1dBm, typical



Data Rate	802.11b : 1, 2, 5.5, 11Mbps
	802.11g : 6, 9, 12, 18, 24, 36, 48, 54Mbps
Data Rate (20MHz ,Long GI,800ns)	802.11n: 6.5, 13, 19.5, 26, 39, 52, 58.5, 65Mbps
Data Rate (20MHz ,short GI,400ns)	802.11n : 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65,72.2Mbps
Maximum Input Level	802.11b : -10 dBm
	802.11g/n : -20 dBm
Operating temperature	-30 °C to 85 °C
Storage temperature	-40 °C to 85 °C
Humidity	Operating Humidity 10% to 95% Non-Condensing Storage Humidity 5% to 95% Non-Condensing

## 4.2 Voltages

### 4.2.1 Absolute Maximum Ratings

Symbol	Description	Min.	Max.	Unit
VBAT	Input supply Voltage	-0.5	6.5	V
VDDIO	Digital/Bluetooth/SDIO Voltage	-0.5	4.1	V

### 4.2.2 Recommended Operating Ratings

Test conditions: At room temperature 25 °C				
Symbol	Min.	Typ.	Max.	Unit
VBAT	3.0	3.6	4.8	V
VDDIO	1.71	-	3.6	V


Note: The voltage of VDDIO is depended on system I/O voltage.

Test conditions: At operating temperature -10 °C ~65 °C				
Symbol	Min.	Typ.	Max.	Unit
VBAT	3.0	3.6	4.8	V
VDDIO	1.71	-	3.6	V

Note: VDDIO operating voltage range from 1.71V to 3.63V at operating temperature is guaranteed.

# 5. Pin Assignments

## 5.1 PCB Pin Outline



< TOP VIEW >

## 5.2 Pin Definition

NO	Name	Type	Description
1	GND	—	Ground connections
2	WL_BT_ANT	I/O	RF I/O port
3	GND	—	Ground connections
4	NC	—	Floating (Don't connected to ground)
5	NC	—	Floating (Don't connected to ground)
6	NC	—	Floating (Don't connected to ground)
7	NC	—	Floating (Don't connected to ground)
8	NC	—	Floating (Don't connected to ground)
9	VBAT	P	Main power voltage source input
10	XTAL_IN	I	XTAL oscillator input
11	XTAL_OUT	O	XTAL oscillator output
12	WL_REG_ON	I	Internal regulators power enable/disable
13	WL_HOST_WAKE	O	WLAN wake-up HOST
14	SDIO_DATA_2	I/O	SDIO data line 2
15	SDIO_DATA_3	I/O	SDIO data line3


16	SDIO_DATA_CMD	I/O	SDIO command line
17	SDIO_DATA_CLK	I/O	SDIO CLK line
18	SDIO_DATA_0	I/O	SDIO data line 0
19	SDIO_DATA_1	I/O	SDIO data line 1
20	GND	—	Ground connections
21	VIN_LDO_OUT	P	Internal Buck voltage generation pin
22	VDDIO	P	I/O Voltage supply input
23	VIN_LDO	P	Internal Buck voltage generation pin
24	LPO	I	External Low Power Clock input (32.768KHz)
25	NC	—	Floating (Don't connected to ground)
26	NC	—	Floating (Don't connected to ground)
27	NC	—	Floating (Don't connected to ground)
28	NC	—	Floating (Don't connected to ground)
29	NC	—	Floating (Don't connected to ground)
30	NC	—	Floating (Don't connected to ground)
31	GND	—	Ground connections
32	NC	—	Floating (Don't connected to ground)
33	GND	—	Ground connections
34	NC	—	Floating (Don't connected to ground)
35	NC	—	Floating (Don't connected to ground)
36	GND	—	Ground connections
37	NC	—	Floating (Don't connected to ground)
38	NC	—	Floating (Don't connected to ground)
39	NC	—	Floating (Don't connected to ground)
40	NC	—	Floating (Don't connected to ground)
41	NC	—	Floating (Don't connected to ground)
42	NC	—	Floating (Don't connected to ground)
43	NC	—	Floating (Don't connected to ground)
44	NC	—	Floating (Don't connected to ground)
45	TP1 (NC)	—	Floating (Don't connected to ground)
46	TP2 (NC)	—	Floating (Don't connected to ground)
47	TP3 (NC)	—	Floating (Don't connected to ground)



## 6.2 Recommended Footprint

(Unit: mm)

< TOP VIEW >



## 7. External clock reference

External LPO signal characteristics

Parameter	LPO Clock	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	$\pm 30$	ppm
Duty cycle	30 - 70	%
Input signal amplitude	1600 to 3300	mV, p-p
Signal type	Square-wave or sine-wave	-
Input impedance	$>100k$ $<5$	$\Omega$ pF
Clock jitter (integrated over 300Hz – 15KHz)	$<1$	Hz

External Ref\_CLK signal characteristics

No.	Item	Symb.	Electrical Specification				Remark
			Min.	Type	Max.	Units	
1	Nominal Frequency	F0	26.00000			MHz	
2	Mode of Vibration		Fundamental				
3	Frequency Tolerance	$\Delta F/F0$	-10	-	10	ppm	at 25°C $\pm 3^\circ\text{C}$
4	Operating Temperature Range	T <sub>OPR</sub>	-30	-	85	°C	
5	Frequency Stability	TC	-10	-	10	ppm	
6	Storage Temperature	T <sub>STG</sub>	-55	-	125	°C	
7	Load capacitance	CL	-	16		pF	
8	Equivalent Series Resistance	ESR	-	-	50	$\Omega$	
9	Drive Level	DL	-	100	200	$\mu\text{W}$	
10	Insulation Resistance	IR	500	-	-	M $\Omega$	At 100V <sub>DC</sub>
11	Shunt Capacitance	C0	-	-	3	pF	
12	Aging Per Year	Fa	-2	-	2	ppm	First Year

### 7.1 SDIO Pin Description

The module supports SDIO version 2.0 for 4-bit modes. It has the ability to stop the SDIO clock and map the interrupt signal into a GPIO pin. This 'out-of-band' interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force the control of the gated clocks from within the WLAN chip is also provided.


- ❖ Function 0 Standard SDIO function (Max BlockSize / ByteCount = 32B)
- ❖ Function 1 Backplane Function to access the internal System On Chip (SOC) address space (Max BlockSize / ByteCount = 64B)
- ❖ Function 2 WLAN Function for efficient WLAN packet transfer through DMA (Max BlockSize/ByteCount=512B)

## SDIO Pin Description

SD 4-Bit Mode	
DATA0	Data Line 0
DATA1	Data Line 1 or Interrupt
DATA2	Data Line 2 or Read Wait
DATA3	Data Line 3
CLK	Clock
CMD	Command Line


# 8. Host Interface Timing Diagram

## 8.1 Power-up Sequence Timing Diagram



- ※ WL\_REG\_ON: Internal regulators power enable/disable.  
This pin must be driven high or low (not left floating).

## 8.2 SDIO Default Mode Timing Diagram




Parameter	Symbol	Minimum	Typical	Maximum	Unit
<b>SDIO CLK (All values are referred to minimum <math>V_{IH}</math> and maximum <math>V_{IL}</math><sup>b</sup>)</b>					
Frequency-Data Transfer mode	$f_{PP}$	0	-	25	MHz
Frequency-Identification mode	$f_{OD}$	0	-	400	kHz
Clock low time	$t_{WL}$	10	-	-	ns
Clock high time	$t_{WH}$	10	-	-	ns
Clock rise time	$t_{THL}$	-	-	10	ns
Clock fall time	$t_{TLH}$	-	-	10	ns
<b>Inputs: CMD, DAT (referenced to CLK)</b>					
Input setup time	$t_{ISU}$	5	-	-	ns
Input hold time	$t_{IH}$	5	-	-	ns
<b>Outputs: CMD, DAT (referenced to CLK)</b>					
Output delay time - Data Transfer mode	$t_{ODLY}$	0	-	14	ns
Output delay time - Identification mode	$t_{ODLY}$	0	-	50	ns

a. Timing is based on  $CL \leq 40pF$  load on CMD and Data.

b.  $\min(V_{IH}) = 0.7 \times V_{DDIO}$  and  $\max(V_{IL}) = 0.2 \times V_{DDIO}$ .



### 8.3 SDIO High Speed Mode Timing Diagram



Parameter	Symbol	Minimum	Typical	Maximum	Unit
<b>SDIO CLK (All values are referred to minimum V<sub>IH</sub> and maximum V<sub>IL</sub><sup>b</sup>)</b>					
Frequency-Data Transfer mode	f <sub>PP</sub>	0	-	50	MHz
Frequency-Identification mode	f <sub>OD</sub>	0	-	400	kHz
Clock low time	t <sub>WL</sub>	7	-	-	ns
Clock high time	t <sub>WH</sub>	7	-	-	ns
Clock rise time	t <sub>TLH</sub>	-	-	3	ns
Clock low time	t <sub>THL</sub>	-	-	3	ns
<b>Inputs: CMD, DAT (referenced to CLK)</b>					
Input setup time	t <sub>ISU</sub>	6	-	-	ns
Input hold time	t <sub>IH</sub>	2	-	-	ns
<b>Outputs: CMD, DAT (referenced to CLK)</b>					
Output delay time - Data Transfer mode	t <sub>ODLY</sub>	-	-	14	ns
Output hold time	t <sub>OH</sub>	2.5	-	-	ns
Total system capacitance (each line)	CL	-	-	40	pF

a. Timing is based on CL ≤ 40pF load on CMD and Data.


b. min(V<sub>IH</sub>) = 0.7 x VDDIO and max(V<sub>IL</sub>) = 0.2 x VDDIO.

## 9. Recommended Reflow Profile

Referred to IPC/JEDEC standard.


Peak Temperature :  $<250^{\circ}\text{C}$

Number of Times :  $\leq 2$  times



It must use N2 for reflow and suggest the concentration of oxygen less than 5000 ppm .

# Solder Paste definition




## PCB pad design reference for AP Series models :

- Module Specifications :  $W:0.5\text{mm} \times L:0.87\text{mm}$  pitch  $0.9\text{mm}$
- The proposed design  $W:0.5\sim0.6\text{mm} \times L:1.25\text{mm}$ . Consider not place other parts in the peripheral area of  $1\text{mm} \sim 1.5\text{mm}$  to facilitate additional amount of solder for PCB pad.
- We Suggest the thickness of Stencil between  $0.12\text{mm} \sim 0.15\text{mm}$ , the  $W$  between  $0.45\sim0.5\text{mm}$  and the  $L$  between  $1.1\sim1.5\text{mm}$ .
- If the thickness of the stencil is thinner, we suggest to adding more solder, to increase the wetting ability. Depends on different production situation, if the stencil thickness is  $0.08\sim0.1\text{mm}$ , and the module nearby area is no more space for expending soldering area, we will suggest to increase the stencil thickness to increase the wetting ability.
- The major consideration points of stencil design is to increase the solder paste wetting ability.

## • PCB pad design reference for AP Series models :


- Module Specifications  $L:0.7\text{mm}$
- The design for PCB Pad :  $L:0.7\text{mm}$
- We recommen the apertures for stencil  $L:0.5\text{mm} \sim 0.6\text{mm}$
- In order to avoid highness impact caused solder paste thickness, the stencil open size can be appropriately retracted




# 10. Packing Information

## 10.1 Label






Label A → Anti-static and humidity notice








Label B → MSL caution / Storage Condition

	<b>Caution</b> This bag contains <b>MOISTURE-SENSITIVE DEVICES</b>	<b>LEVEL</b> <input type="text"/> <small>If blank, see adjacent bar code label</small>
	<p>1. Calculated shelf life in sealed bag: 12 months at &lt;40°C and &lt;90% relative humidity (RH)</p> <p>2. Peak package body temperature: _____ °C  <small>If blank, see adjacent bar code label</small></p> <p>3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be</p> <p>a) Mounted within: _____ hours of factory conditions  <small>If blank, see adjacent bar code label</small>          ≤30°C/60% RH, or</p> <p>b) Stored per J-STD-033</p> <p>4. Devices require bake, before mounting, if:</p> <p>a) Humidity Indicator Card reads &gt;10% for level 2a - 5a devices or &gt;60% for level 2 devices when read at 23 ± 5°C</p> <p>b) 3a or 3b are not met</p> <p>5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure</p> <p>Bag Seal Date: _____  <small>If blank, see adjacent bar code label</small></p> <p><small>Note: Level and body temperature defined by IPC/JEDEC J-STD-020</small></p>	



Label C → Inner box label .

PKG S/N :	
Model:	
P/N :	
Qty :	
Date Code :	
Lot Code :	

Label D → Carton box label .


<b>AMPAK Technology</b>	
Model Name :	
Part No :	
Quantity :	
Lot D/C :	
Manufacture :	


## 10.2 Dimension




W	24.00±0.30
A0	12.30±0.10
B0	12.30±0.10
K0	1.80±0.10
E	1.75±0.10
F	11.50±0.10
P0	4.00±0.10
P1	16.00±0.10
P2	2.00±0.10
D0	1.50 <sup>+0.10</sup> <sub>-0.00</sub>
D1	Ø1.50MIN

1. 10 sprocket hole pitch cumulative tolerance  $\pm 0.20$ .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481-D requirements.
5. Thickness :  $0.30 \pm 0.05$  mm.
6. Packing length per 22" reel : 98.5 Meters.(1:3)
7. Component load per 13" reel : 1500 pcs.





### 10.3 MSL Level / Storage Condition

	<h2 style="margin: 0;">Caution</h2> <p style="margin: 0;">This bag contains <b>MOISTURE-SENSITIVE DEVICES</b></p>	<div style="border: 1px solid black; padding: 5px; display: inline-block;"> <p style="margin: 0;">LEVEL</p> <p style="font-size: 2em; margin: 0;">4</p> </div> <p style="font-size: 0.8em; margin: 0;">If blank, see adjacent bar code label</p>
<ol style="list-style-type: none"> <li>1. Calculated shelf life in sealed bag: 12 months at <math>&lt;40^{\circ}\text{C}</math> and <math>&lt;90\%</math> relative humidity (RH)</li> <li>2. Peak package body temperature: <u>250</u> <math>^{\circ}\text{C}</math> <span style="font-size: 0.8em; display: block; text-align: right;">If blank, see adjacent bar code label</span></li> <li>3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be               <ol style="list-style-type: none"> <li>a) Mounted within: <u>72</u> hours of factory conditions <span style="font-size: 0.8em; display: block; text-align: right;">If blank, see adjacent bar code label</span> <math>\leq 30^{\circ}\text{C} / 60\% \text{ RH}</math>, or</li> <li>b) Stored per J-STD-033</li> </ol> </li> <li>4. Devices require bake, before mounting, if:               <ol style="list-style-type: none"> <li>a) Humidity Indicator Card reads <math>&gt;10\%</math> for level 2a-5a devices or <math>&gt;60\%</math> for level 2 devices when read at <math>23 \pm 5^{\circ}\text{C}</math></li> <li>b) 3a or 3b are not met.</li> </ol> </li> <li>5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure.</li> </ol> <p>Bag Seal Date: _____ <span style="font-size: 0.8em; display: block; text-align: right;">If blank, see adjacent bar code label</span></p> <p style="font-size: 0.9em;">Note: Level and body temperature defined by IPC/JEDEC J-STD-020</p>		

**※NOTE : Accumulated baking time should not exceed 96hrs**