Rockchip RK808 Datasheet

Revision 1.4 Aug.2017

Revision History

Date	Revision	Description
2017-8-5	1.4	 EC table discharge resistor/ vddio sepc updated. Register map DEV_OFF and DEV _OFF_RST updated.
2016-8-9	1.3	Update
2016-8-8	1.1	Update
2014-12-30	1.0	1. adding ordering information for RK808-B/RK808-C 2.adding BOOT11 start up sequence of RK808-B/RK808-C

Table of Content

	f ContentIndex	
Warrant Chapte	ty Disclaimerr 1 Introduction	. 8
1.1	Overview	. 8
1.2	Feature	. 8
1.3	Block Diagram	. 9
1.4	Typical Application Diagrams	10
Chapter 2.1	r 2 Package information	
2.2	Top Marking	12
2.3	Dimension	13
2.4	Pin Assignment	14
2.5	Pinout Number Order	15
Chaptei 3.1	r 3 Electrical Characteristics	
3.2	Recommended Operating Conditions	19
3.3	DC Characteristics	19
Chaptei 4.1	r 4 Function Description	
4.2	Device Power on Enable Conditions	29
4.3	Device Power on Disable Conditions	30
4.4	Device Sleep Enable Conditions	30
4.5	Power Sequence	30
4.6	Boot Timing Characteristic	34
4.7	Device Turn on With PLUG_IN	35
4.8	Device Turn off With Falling Input Voltage	35
4.9	Timing Characteristics (Vin rising/falling and Plug-in)	36
4.10	Device State Control Through PWRON Signal	36
4.11	Timing Characteristics (PWRON, DEV_OFF)	37
4.12	Device Sleep State Control	37
4.13	Timing Characteristics (SLEEP)	37
Chaptei 5.1	r 5 Register Description	

5.2	Register Description	40
Chapte	er 6 Thermal Management	.68
6.1 (Overview	68
626	Package Thermal Characteristics	68

Figure Index

Fig.	1-1 Functional Block Diagram	.9
	1-2 RK808 One Battery Cell Application	
	1-3 RK808 Two Battery Cells Application	
Fig.	2-1 RK808-X QFN68 7mm X 7mm Package Top View	13
Fig.	2-2 Pin Assignment	14
Fig.	4-1 State Machine	29
	4-2 Power On Enable Control	
Fig.	4-3 SLEEP Enable Control	30
Fig.	4-4 Power On/Off Timing, BOOT1=0, BOOT0=0	31
Fig.	4-5 Power On/Off Timing, BOOT1=0, BOOT0=1	32
Fig.	4-6 Power On/Off Timing, BOOT1=1, BOOT0=0	32
Fig.	4-7 Power On/Off Timing, BOOT1=1, BOOT0=1(RK808-B)	33
Fig.	4-8 Power On/Off Timing, BOOT1=1, BOOT0=1(RK808-C)	33
Fig.	4-9 Power On/Off Timing, BOOT1=1, BOOT0=1(RK808-D)	34
Fig.	4-9 Power ON Timing with VDC Plug in (PLUP_IN_INT Trigger a Power on Enable)	35
	4-10 Power Control Timing with VIN Falling	
Fig.	4-11 PWRON Turn-On/DEV_OFF Turn Off	36
	4-12 PWRON Long Press Turn Off	
Fig.	4-13 SLEEP/ACTIVE Transition Timing	37

Table Index

Table 4-1 Power Start Up Sequence	31
Table 4-2 Boot Timing Characteristics	
Table 4-4 Vin and PLUG_IN Timing Characteristics	
Table 4-3 PWRON/DEV_OFF Timing Characteristics	
Table 4-4 SLEEP Timing Characteristics	37
Table 6-1 Thermal Resistance Characteristics	68

Warranty Disclaimer

Rockchip Electronics Co., Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co., Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co., Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co., Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co., Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co., Ltd was negligent regarding the design or manufacture of the part.

Copyright and Patent Right

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co., Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

Trademarks

Rockchip and Rockchip TM logo and the name of Rockchip Electronics Co., Ltd's products are trademarks of Rockchip Electronics Co., Ltd. and are exclusively owned by Rockchip Electronics Co., Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

Copyright © 2017 Rockchip Electronics Co., Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co., Ltd.

Chapter 1 Introduction

1.1 Overview

The RK808 is a complete power supply solution for Portable systems. The highly integrated device includes four buck DC-DC converters, eight high performance ldos, two low Rds switches, I^2C interface, programmable power sequencing and an RTC.

The RK808 improves performance, reduces component count and size, and therefore provides lower cost solution compared to conventional portable designs. The ultra fast 2MHz current mode DC/DC architecture optimizes the transient performance and is compatible with tiny low cost ceramic inductors and capacitors. All DC/DC channels include integrated MOSFETS. Internal soft-start and compensation circuits minimize external components count. Most outputs can be programmed through the I²C interface

1.2 Feature

- Input voltage range: 2.7V to 5.5V
- 2MHz Switching Frequency for bucks
- Current mode architecture for best transient performance
- Internal compensation and soft start
- I²C Programmable output levels and power sequencing
- High efficiency architecture
- Integrated Vout Discharge Circuit for BUCK and LDO
- Power:
 - CH1: Synchronous Buck regulator, 5A max
 - CH2: Synchronous Buck regulator, 5A max
 - CH3: Synchronous Buck regulator, 3A max
 - CH4: Synchronous Buck regulator, 2.5A max
 - CH6,CH7,CH9,CH11: Linear regulators, 150mA max
 - CH8: Low noise and high PSRR linear regulator,100mA max
 - CH10,CH12,CH13: Linear regulators, 300mA max
 - CH14: Low Rds switch, 0.2ohm@Vgs=3v
 - CH15: Low Rds switch, 0.2ohm@Vgs=3v
- Auxiliary: Flexible Power Sequence control
- Package: 7mmx7mm QFN68

1.3 Block Diagram




Fig. 1-1 Functional Block Diagram

1.4 Typical Application Diagrams




Fig. 1-2 RK808 One Battery Cell Application





Fig. 1-3 RK808 Two Battery Cells Application


Chapter 2 Package information


2.1 Ordering information

Orderable Device	RoHS status	Package	Package Qty	Device special feature
RK808-B	RoHS pass	QFN68(7X7)	2600ea/inner box* 6 inner boxes/outer box	For RK3288/RK3368 application
RK808-C	RoHS pass	QFN68(7X7)	2600ea/inner box* 6 inner boxes/outer box	For RK3288 C application
RK808-D	RoHS pass	QFN68(7X7)	2600ea/inner box* 6 inner boxes/outer box	For RK3399 application

2.2 Top Marking







2.3 Dimension




Fig. 2-1 RK808-X QFN68 7mm X 7mm Package Top View

DESCRIPTION	CVMDOL	MILLIMETER			
DESCRIPTION	SYMBOL	MIN	NOM	MAX	
TOTAL THICKNESS	Α	0.70	0.75	0.80	
STAND OFF	A1	0	0.035	0.05	
MOLD THICKNESS	A2	-	0.55	0.57	
MATERIAL THICKNESS	A3	-	0.203 _{REF}	-	
PACKAGE SIZE	D	-	7 _{BSC}	-	
PACKAGE SIZE	E	-	7 _{BSC}	-	
ED SIZE	D1	5.39	5.49	5.59	
EP SIZE	E1	5.39	5.49	5.59	
LEAD LENGTH	L	0.30	0.4	0.50	
LEAD PITCH	е	0.35 _{BSC}			
LEAD WIDTH	b	0.1	0.15	0.2	
LEAD OSITION OFFSET	aaa	0.07			
LEAD COPLANARITY	bbb	0.08			
PACKAGE EDGE PROFILE	ccc		0.10		
MOLD FLATNESS	ddd	0.10			
EP POSITION OFFSET	eee	0.10			
	fff		0.05		

Note:

- Coplanarity applies to leads, corner leads and die attach pad.
- Dimension b applies to metalized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension b should not be measure in that radius area.
- 0.15mm of dimension b is recommended in PCB layout.

2.4 Pin Assignment




Fig. 2-2 Pin Assignment

2.5 Pinout Number Order

Section Sect				FUNCTIONAL			
9	NO	NAME	SUPPLIES	BLOCK	TYPE	I/O	DESCRIPTION
AGND	9	VCCRTC	VCCRTC		Power	ı	RTC power supply
Analog I 32KHz crystal oscillator input			/AGND			-	Tree points outperly
66 OSC32KOUT /DGND RTC Analog O 32KHz crystal oscillator output (always on) 68 CLK32KOUT2 VCCRTC /DGND Digital O 32KHz clock output 1,0D output (always on) 67 CLK32KOUT2 VCCA /DGND Digital O 32KHz clock output 2,0D output (always on) 37 VREF VCCA /DGND Analog O bandgap voltage 64 VREFGND REFGND Analog Gnd reference ground 36 VCCA /GNDA Analog Power Power I power supply for 45 VCC1 YCC1 YCC2 YCC2 <td< td=""><td>65</td><td>OSC32KIN</td><td></td><td></td><td>Analog</td><td>I</td><td>32KHz crystal oscillator input</td></td<>	65	OSC32KIN			Analog	I	32KHz crystal oscillator input
Section Color Co	66	OSC32KOUT		RTC	Analog	0	32KHz crystal oscillator output
Section Classification Classifica	68	CLK32KOUT1			Digital	0	-
ST	67	CLK32KOUT2			Digital	0	32KHz clock output 2,OD output
VCCA	37	VREF		REFERENCE	Analog	0	bandgap voltage
Analog Power Power 1 power supply for	64	VREFGND	REFGND		Analog	Gnd	reference ground
Content	26	VCCA	VCCA	Analog Bower	Dower	ı	power cumply for
Analog Power Power I OTP power supply	36	VCCA	/GNDA	Analog Power	Power	I	power supply for
March Marc	6	VPPOTP	VPPOTP	Analog Power	Power	ı	OTP power supply
A5	0	6 VPPOIP	/GNDA	Analog Power	Powei		OTP power supply
VCC1	45	VCC1			Power	ı	-
VCC1							supply
SW1 VCC1 /GND1 Power I/O buck1 dc-dc switch output	44	VCC1			Power	ı	
A3 SW1 FOWER F							supply
VCC1	43	SW1					
SW1	-				Power	I/O	
41 GND1 VCC1 Fower Fowe	42	SW1		BUCK1			output
41 GND1 /GND1 40 GND1 VCC1 /GND1 /GND1 39 VFB1 VCC1 /REFGND /REFGND 23 VCC2 /GND2 Power 24 VCC2 /GND2 25 SW2 VCC2 /GND2 BUCK2 Power I buck2 dc-dc power supply buck2 dc-dc switch output buck2 dc-dc switch output							
40 GND1 YCC1 Power Gnd ground ground 39 VFB1 VCC1 Analog I buck1 dc-dc switch feedback voltage 23 VCC2 VCC2 Power I buck2 dc-dc power supply 24 VCC2 VCC2 Power I buck2 dc-dc power supply 25 SW2 VCC2 Power I/O buck2 dc-dc switch output	41	GND1					
40 GND1 /GND1 39 VFB1 VCC1 / (REFGND) 23 VCC2 /GND2 24 VCC2 / (GND2) 25 SW2 BUCK2 BUCK2 Power I buck2 dc-dc power supply Power I buck2 dc-dc power supply BUCK2 Power I buck2 dc-dc switch output Power I buck2 dc-dc switch output Power I/O buck2 dc-dc switch output			-		Power	Gnd	
VFB1 VCC1	40	GND1					ground
Analog I Buck1 dc-dc switch							
VCC2	39	VFB1			Analog	I	
23 VCC2							
VCC2 VCC2 Power I buck2 dc-dc power supply 25 SW2 VCC2 Power I/O buck2 dc-dc switch output	23	VCC2			Power	I	·
24 VCC2 /GND2 BUCK2 Power I supply VCC2 /GND2 Power I/O buck2 dc-dc switch output VCC2 /GND2 VCC2 /GND2 Power I/O buck2 dc-dc switch output							
25 SW2 BUCK2 Power I/O buck2 dc-dc switch output VCC2 VCC2 VCC2 Power I/O buck2 dc-dc switch output	24	24 VCC2		-	Power	I	-
25 SW2 Power I/O buck2 do de switch				BUCK2			
VCC2	25	25 SW2			Power	I/O	
					_		
26 SW2 Power I/O output	26	SW2			Power	I/O	

,,,	A	OUDD! !=0	FUNCTIONAL	TV8=	,,,,	DECODIFICA
NO	NAME	SUPPLIES	BLOCK	TYPE	I/O	DESCRIPTION
27	GND2	VCC2		Power	Gnd	buck2 dc-dc switch
		/GND2				ground
28	GND2	VCC2		Power	Gnd	buck2 dc-dc switch
		/GND2				ground
29	VFB2	VCC2		Analog	ı	buck2 dc-dc switch
		/REFGND				feedback voltage
59	VCC3	VCC3		Power	ı	buck3 dc-dc power
		/GND3				supply
58	SW3	VCC3		Power	I/O	buck3 dc-dc switch
		/GND3	BUCK3			output
57	GND3	VCC3		Power	Gnd	buck3 dc-dc switch
		/GND3				ground
56	VFB3	VCC3		Analog	ı	buck3 dc-dc switch
		/REFGND		Ů		feedback voltage
60	VCC4	VCC4		Power	ı	buck4 dc-dc power
		/GND4				supply
61	SW4	VCC4	BUCK4	Power	I/O	buck4 dc-dc switch
		/GND4		1 00001		output
62	62 GND4	VCC4		Power	Gnd	buck4 dc-dc switch
	02 01101	/GND4				ground
63	VFB4	VCC4		Analog		buck4 dc-dc switch
		/REFGND		7 11 1010 9	•	feedback voltage
47	NC					
46	GND5	VCCA		Power	Gnd	ground
	0.150	/GND5		1 0 11 0 1	Ond	ground
48	NC					
32	VCC6	VCC6	LDO 1~8,	Power		LDO1,LDO2 power
- 02	7000	/AGND	SWITCH1,2	1 OWO!		supply
4	VCC7	VCC7		Power		LDO3,LDO7 power
	1007	/AGND		1 OWC1		supply
8	VCC8	VCC8		Power	۱ .	SWITCH1 power
0	VCC0	/AGND		1 Owei	,	supply
13	VCC9	VCC9		Power		LDO4,LDO5 power
13	VCC9	/AGND		Fower	I	supply
1	VCC10	VCC11		Power		LDO6 power supply
	VOC10	/AGND		i Owel		LDO0 power suppry
16	VCC11	VCC11		Power	ı	LDO8 power supply
10	VOO11	/AGND		i Owel		LDO0 power suppry
10	VCC12	VCC12		Power	ı	SWITCH2 power
10	VCC12	/AGND		rowei		supply
24	VI DO1	VCC7		Dower		LDO1 regulator cutavit
31	VLDO1	/AGND		Power	0	LDO1 regulator output
33	VLDO2	VCC7		Power	0	LDO2 regulator output

		011771170	FUNCTIONAL			DESCRIPTION	
NO	NAME	SUPPLIES	BLOCK	TYPE	I/O	DESCRIPTION	
		/AGND					
3	VLDO3	VCC8		Power	0	LDO3 regulator output	
3	VLDO3	/AGND		rowei		LDO3 regulator output	
12	VLDO4	VCC9		Power	0	LDO4 regulator output	
12	VLD04	/AGND		1 OWCI		EDO4 regulator output	
14	VLDO5	VCC10		Power	0	LDO5 regulator output	
	.1200	/AGND				22 00 Togulator Catput	
2	VLDO6	VCC9		Power	0	LDO6 regulator output	
		/AGND					
5	VLDO7	VCC1		Power	0	LDO7 regulator output	
		1/AGND				Ç .	
15	VLDO8	VCC11		Power	0	LDO8 regulator output	
		/AGND					
7	VSWOUT1	VCC8		Power	0	Switch 1 output	
		/AGND					
11	VSWOUT2	VCC12		Power	0	Switch 2 output	
20	ACNID	/AGND	A = 10 = = = = 1	Dawar	Const	Analaganawa	
30	AGND	POWER PAD	Analog ground	Power	Gnd	Analog ground	
35	VLDOA	POWER PAD	LDOA	Power	I	supply for internal analog circuit	
38	DGND	POWER PAD	Digital ground	Power	Gnd	Digital ground	
17	VDDIO	VDDIO		Power	١,	Digital I/O power supply	
.,	100	/DGND		1 00001		Digital #0 power dapply	
50	0	VDDIO		D: :: 1	ı	Active-Sleep state	
50	SLEEP	/DGND	Ю	Digital		transition control signal	
		VDDIO				Power off reset for AP/	
20	NRESPWRON	/DGND		Digital	0	External reset digital core(excludes RTC)	
		VDDIO				Interrupt flag (polarity	
49	INT	/DGND		Digital	0	is I2C programmable, default active high)	
		VCCRTC				External switch-on	
51	PWRON	/DGND	Ю	Digital	I	control signal(ON button)	
10	SDA	VDDIO		Digital	1/0	I2C data signal	
10	18 SDA	/DGND		Digital	I/O	120 data signal	
19	SCL	VDDIO		Digital	I/O	I2C clock signal	
13	19 2CF	/DGND		Digital	1/0	I2C clock signal	
52	воото	VCCRTC		Digital		Power-up sequence selection	
		/DGND	IO		'	rower-up sequence selection	
53	BOOT1	VCCRTC		Digital	ı	Power-up sequence selection	
	. = =	/DGND		g			

NO	NAME	SUPPLIES	FUNCTIONAL	TYPE	I/O	DESCRIPTION
NO	NAME	SOFFEILS	BLOCK	11172	1/0	DESCRIPTION
55	EXT_EN	VCCRTC /DGND		Digital	0	Output enable for external BUCK in two-battery- cells application
22	DVS1	VDDIO		Digital	I	BUCK1 DVS voltage /normal voltage transition control signal(polarity is
	/D	/DGND				I2C programmable, default active high)
		VDDIO				BUCK2 DVS voltage
21	DVS2	/DGND		Digital	I	/normal voltage transition control signal(polarity is I2C programmable, default active high)
54	DVSOK	VDDIO		Digital	0	BUCK1 and BUCK2 power good
54	DVSOR	/DGND		Digital		flag after dynamic voltage setting
34	VDC	VDC		Digital		Adapter voltage detect input
] 34	VDO	/AGND		Digital	'	Adapter voltage detect input

Chapter 3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Parameter	Min	Max	Uni ts
Voltage range on pins VCCx, VDDIO, VCCRTC,	-0.3	7	V
VFBx, VLDOx, VSWOUTx, VREF			
Voltage range on pin CLK32KOUT1,	-0.3	7	V
CLK32KOUT2, VDC, SLEEP			
Voltage range on pins OSC32KIN, OSC32KOUT,	-0.3	VCCRTC _{MAX} +0.3	
BOOT0, BOOT1, EXT_EN, PWRON			
Voltage range on pins NRESPWRON, INT, SDA,	-0.3	VDDIO+0.3	V
SCL, DVS1, DVS2, DVSOK			
Storage temperature range, T _S	-40	150	°C
			C
Operating temperature range, T ₁	-40	125	°
			ر
Maximum Soldering Temperature, T _{SOLDER}		260	°C
			℃

Note 1. Exposure to the conditions exceeded absolute maximum ratings may cause the permanent damages and affect the reliability and safety of both device and systems using the device. The functional operations cannot be guaranteed beyond specified values in the recommended conditions.

3.2 Recommended Operating Conditions

Parameter	Min	TYP	Max	Units
Voltage range on pins VCCx	3		5.5	V
Voltage range on pins VDDIO	1.8		5.5	V
Voltage range on pin VCCRTC	2.5		5.5	V
Voltage range on other pins			5.5	V
Power Dissipation			2.5	W

3.3 DC Characteristics

T_J=25C; V_{BAT}=VCCx=3.8V, VDDIO=3V unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Unit
General					
Input supply voltage range (VBAT)	VINPUT	2.7		5.5	V
Battery low alarm voltage	V _z , ,	2.05	2.2	3.35	V
(2.8V~3.5V programmable, step=100mV)	V_{BLO}	3.25	3.3	3.33	V
Battery under voltage threshold (vin falling)	V_{BUVL}		2.5		V
Battery under voltage threshold (vin rising)	V_{BUVH}	2.6	2.7	2.8	V
Battery OK voltage threshold	V_{BOK}		3.0		V
(3.0V/3.4V/3.5V/3.6V OTP programmable)					
Power on Reset Threshold (Rising)	V _{PORH}			2.2	V

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power on Reset Threshold (Falling)	V _{PORL}	1.2			V
Over Voltage Lock Out Threshold (Vin Rising)	V _{TH(OVLO)}	5.7	6.0	6.3	V
Over Voltage Lock Out Hysteresis	V _{HYS} (OVLO)		0.2		V
VDC pin threshold(rising edge)	V _{DCH}		0.6		V
VDC pin threshold(falling edge)	V _{DCL}		0.54		V
Stand-by current, V _{DD} =3.6V, device OFF state	IQ(STNBY)		60		uA
32KHz clock running	, ,				
Hot-die temperature rising threshold					
(85℃~115℃ programmable, step=10℃)	T _{HD}	85		115	$^{\circ}\!\mathbb{C}$
Thermal shut down	T _{TSD}	140		170	$^{\circ}$ C
(140℃~170℃ programmable, step=30℃)					
Oscillator circuit					
Switching Frequency CH1,2,3,4(Tj=25°C)	fsw	1.8	2	2.2	MHz
, , , , , , , , , , , , , , , , , , , ,					
Logic inputs					
Input LOW-Level Voltage (VDDIO)	VIL			0.3xV _{DDIO}	V
Input HIGH-Level Voltage (VDDIO)	VIH	0.7xV _{DDIO}			V
Logic outputs					
LOW-Level Output Voltage, 3.0 mA sink	Vol			0.4	V
current					
HIGH-Level Output Voltage, 3.0 mA source	Vон	V _{DDIO} -0.4			V
current					
NRESPWON pin LOW-Level Output Voltage,	V _{OL(NRES)}			0.4	V
3.0mA sink current					
CLK32KOUT1 pin LOW-Level Output Voltage,	Vol(clko1)			0.4	V
3.0mA sink current					
CLK32KOUT2 pin LOW-Level Output Voltage,	Vol(clko2)			0.4	
3.0mA sink current					
CLK32KOUT2 pin HIGH-Level Output	V _{OH(CLKO2)}	Vccrtc-0.4			V
Voltage, 3.0mA source current					
CH1 Buck1 Regulator					
Input supply voltage range	VINPUT1	2.7		5.5	V
Voltage Adjustable Range, 6bit	V _{FB1}	0.7125		1.500	V
DC output voltage programmable step(DVS)			12.5		mV
Output voltage transition rate					
BUCK1_RATE=00			2		
BUCK1_RATE=01			3.6		mV/us
BUCK1_RATE=10			5		
BUCK1_RATE=11			6.5		
DVS OK threshold (Vout rising)	V _{DVSOKR1}		93		%
DVS OK threshold (Vout falling)	V_{DVSOKF1}		107		%
Power Good threshold (Vout rising)	V_{PG1}		93		%
Output under voltage lockout(Vout falling)	V _{UV1}		85		%
Output over voltage lockout (Vout rising)	V _{OV1}		117		%

Parameter	Symbol	Min.	Тур.	Max.	Unit
Preset Voltage, Default(Tj=25°C)	V _{FB1} (Default)	1.078	1.100	1.122	V
Preset Voltage, Default(-10°C ≦ T _j ≦+85°C)	VFB1(Default)	1.067	1.100	1.133	V
Load Regulation, I _{OUT1} = 100mA to 5A			1		%/A
Line Regulation, VCC1 = 3 to 5V, I _{OUT1} = 1A			0.1		%/V
Rated output current(If I _{CL1} =6A)	I _{MAX1}		5		Α
Switch Current Limit	I _{CL1}		6		Α
(4.5A~6A programmable, step=0.5A)					
Operating Quiescent Current, No load,	I _{Q1}		70		uA
V _{DD} =3.8V					
Minimun Switch Current Limit	ICLMIN1		100		mA
(50mA~400mA programmable, step=50mA)					
Soft-start Time	tss1		400		us
C _{OUT} Discharge Switch ON Resistance	R _{DIS1}		400		ohm
Conversion Effeciency (Vin=3.8V,Vout=1.1V)					
lout=5A			68		
lout=4A			73		
lout=3A			78		
lout=2A			84		0/
			89		%
lout=1 A			90		
lout=500mA			81		
lout=100 mA					
lout=10 mA			79		
CH2 Buck2 Regulator			_		
Input supply voltage range	VINPUT2	2.7		5.5	V _{INPUT2}
Voltage Adjustable Range, 6bit	V_{FB2}	0.7125		1.500	V_{FB2}
DC output voltage programmable step(DVS)			12.5		
Output voltage transition rate					
BUCK2_RATE=00			2		
BUCK2_RATE=01			3.6		
BUCK2_RATE=10			5		
BUCK2_RATE=11			6.5		
DVS OK threshold (Vout rising)	V _{DVSOKR2}		93		%
DVS OK threshold (Vout falling)	$V_{DVSOKF2}$		107		%
Power Good threshold (Vout rising)	V_{PG2}		93		%
Output under voltage lockout (Vout falling)	V_{UV2}		85		%
Output over voltage lockout (Vout rising)	V_{OV2}		117		%
Preset Voltage, Default(Tj=25°C)	V _{FB2(Default)}	1.078	1.100		V
Preset Voltage, Default(- 10° C $\leq T_{j} \leq +85^{\circ}$ C)	VFB2(Default)	1.067	1.100		V
Load Regulation, I _{OUT2} = 100 mA to 5A			1		%/A
Line Regulation, VCC2 = 3 to 5V, I _{OUT2} = 1A			0.1		%/V
Rated output current(If I _{CL2} =6A)	I _{MAX2}		5		Α

Parameter	Symbol	Min.	Тур.	Max.	Unit
Switch Current Limit	I _{CL2}		6		Α
(4.5A~6A programmable, step=0.5A)					
Operating Quiescent Current, No load, V _{DD} =3.8V	l _{Q2}		70		uA
Minimun Switch Current Limit	I _{CLMIN2}		100		mA
(50mA~400mA programmable, step=50mA)	TOEMIN Z				
Soft-start Time	t _{SS2}		400		us
C _{OUT} Discharge Switch ON Resistance	R _{DIS2}		400		ohm
Conversion Effeciency (Vin=3.8V,Vout=1.1V)					
lout=5A					
iout-5A			68		
lout=4A			73		
lout=3A			78		%
lout=2A			84		
lout=1 A			89		
lout=500mA			90		
lout=100 mA			81		
lout=10 mA			79		
CH3 Buck3 Regulator					
Input supply voltage range	VINPUT3	2.7		5.5	V
Feedback Voltage, Default(Tj=25°C)	V _{FB3} (Default)	0.98	1.00		V
Feedback Voltage, Default(-10°C≤T _i ≤+85°C)	V _{FB3} (Default)	0.97	1.00		V
Power Good threshold (Vout rising)	V _{PG3}		93		%
Output under voltage lockout (Vout falling)	V _{UV3}		85		%
Output over voltage lockout (Vout rising)	V _{OV3}		117		%
Load Regulation, I _{OUT3} = 100mA to 3A			1		%/A
Line Regulation, VCC3 = 3 to 5V, I _{OUT3} = 0.5A			0.1		%/V
Rated output current(If I _{CL3} =3.5A)	I _{махз}		3		Α
Switch Current Limit	I _{CL3}		3.5		А
(2A~3.5A programmable, step=0.5A)			70		
Conservation Occidental Occurrent No. 1994			70		uA
Operating Quiescent Current, No load, VDD=3.8V	I_{Q3}		1		
V _{DD} =3.8V Minimun Switch Current Limit	I _{Q3}		100		mA
V _{DD} =3.8V Minimun Switch Current Limit (50mA~400mA programmable, step=50mA)	I _{CLMIN3}				
V _{DD} =3.8V Minimun Switch Current Limit (50mA~400mA programmable, step=50mA) Soft-start Time	ICLMIN3		400		us
V _{DD} =3.8V Minimun Switch Current Limit (50mA~400mA programmable, step=50mA)	I _{CLMIN3}				
V _{DD} =3.8V Minimun Switch Current Limit (50mA~400mA programmable, step=50mA) Soft-start Time	ICLMIN3		400		us
V _{DD} =3.8V Minimun Switch Current Limit (50mA~400mA programmable, step=50mA) Soft-start Time C _{OUT} Discharge Switch ON Resistance	ICLMIN3		400		us ohm
V _{DD} =3.8V Minimun Switch Current Limit (50mA~400mA programmable, step=50mA) Soft-start Time C _{OUT} Discharge Switch ON Resistance Conversion Effeciency (Vin=3.8V,Vout=1.4V)	ICLMIN3		400 250		us

Parameter	Symbol	Min.	Тур.	Max.	Unit
lout=1 A			87		
lout=500mA			90		
lout=100 mA			83		
lout=10 mA			76		
CH4 Buck4 Regulator					
Input supply voltage range	VINPUT4	2.7		5.5	V
Voltage Adjustable Range, 4bit	V _{FB4}	1.8		3.3	V
DC output voltage programmable step(gain	V 1 D4	1.0	100	0.0	mV
select)			100		111.4
Feedback Voltage, Default(Tj=25°C)	VFB4(Default)	2.94	3.00	3.06	V
Feedback Voltage, Default(-10°C ≦ T _j ≦ +85°C)	VFB4(Default)	-2.91	3.00	3.09	V
Power Good threshold (Vout rising)	V_{PG4}		93		%
Output under voltage lockout (Vout falling)	V_{UV4}		85		%
Output over voltage lockout (Vout rising)	V _{OV4}		117		%
Load Regulation, I _{OUT4} = 100mA to 2.5A			1		%/A
Line Regulation, VCC4 = 3 to 5V, I _{OUT4} = 0.5A			0.1		%/V
Rated output current(If I _{CL4} =3.5A)	I _{MAX4}		2.5		Α
Switch Current Limit	I _{CL4}		3.5		Α
(2A~3.5A programmable, step=0.5A)					
Operating Quiescent Current, No load,	I _{Q4}		70		uA
V _{DD} =3.8V					
Minimun Switch Current Limit	ICLMIN4		100		mA
(50mA~400mA programmable, step=50mA)					
Soft-start Time	tss4		400		us
C _{OUT} Discharge Switch ON Resistance	R _{DIS4}		400		Ohm
Conversion Effeciency, (DCR<50mohm) Vin=3.8V,Vout=3V					%
·			0.5		70
lout=2.5A			85		
lout=2A			89		
lout=1 .5A			91		
lout=1 A			94		
lout=500mA			95		
lout=100mA			92		
lout=10mA			60		
CH6 LDO1		1	ı	1	
Input supply voltage range	VINPUT6	2.7		5.5	V
V _{OUT} Output Voltage Adjustable Range,	Vоит6	1.8		3.4	V
4bit(step=100mv) VouT Output Voltage, Default(Tj=25°C)	Vout6(Default)	3.234	3.300	3.366	V
voor output voltage, Delauit 11-20 (v Outo(Default)	J.ZJ4	3.300	3.300	v

Parameter	Symbol	Min.	Тур.	Max.	Unit
V _{OUT} Output Voltage, Default(Tj= -10~85℃)	VouT6(Default)	3.201	3.300	3.399	V
Power Good threshold (Vout rising)	V _{PG6}		93		%
Output under voltage lockout (Vout falling)	V _{UV6}		85		%
V _{OUT} Load Regulation, I _{OUT} = 1mA to 150mA			0.005		%/mA
Vout Line Regulation, V _{IN6} = 3 to 5V, I _{OUT6} =			0.03		%/V
0.1A					
Power Supply Reject Ratio (f = 10kHz,	PSRR6		50		dB
V _{OUT6} =3.3V)					
Output noise (10Hz to 100kHz, Voute=3.3V)	OUT _{NOISE6}		300		uVrms
Dropout voltage @ 150mA (Voute=3.3V)	V _{DROP6}		200		mV
Rated output current	I _{MAX6}		150		mA
Operating Quiescent Current, No load,	I _{Q6}		28		uA
V _{DD} =3.8V					
Current Limit, VOUT6 = V _{OUT6} x 0.95	I _{CL6}	250	300		mA
Soft-start Time	tss6		400		us
C _{OUT} Discharge Switch ON Resistance	R _{DIS6}		400		ohm
CH7 LDO2		•	•	1	•
Input supply voltage range	V _{INPUT7}	2.7		5.5	V
V _{OUT} Output Voltage Adjustable Range,	V _{OUT7}	1.8		3.4	V
4bit(step=100mv)					
V _{OUT} Output Voltage, Default(Tj=25°C)	Vout7(Default)	3.234	3.300	3.366	V
V _{OUT} Output Voltage, Default(Tj=-10~85℃)	Vout7(Default)	3.201	3.300	3.399	V
Power Good threshold (Vout rising)	V _{PG7}		93		%
Output under voltage lockout (Vout falling)	V _{UV7}		85		%
Vout Load Regulation, lout = 1mA to 150mA			0.005		%/mA
V _{OUT} Line Regulation, V _{IN7} = 3 to 5V, I _{OUT7} =			0.03		%/V
0.1A					
Power Supply Reject Ratio (f = 10kHz,	PSRR7		50		dB
V _{OUT7} =3.3V)					
Output noise (10Hz to 100kHz, V _{OUT7} =3.3V)	OUT _{NOISE7}		300		uVrms
Dropout voltage @ 150mA (Vout7=3.3V)	V _{DROP7}		200		mV
Operating Quiescent Current, No load,	I _{Q7}		28		uA
V _{DD} =3.8V					
Rated output current	I _{MAX7}		150		mA
Current Limit, VOUT7 = V _{OUT7} x 0.95	I _{CL7}	250	300		mA
Soft-start Time	t _{SS7}		400		us
C _{OUT} Discharge Switch ON Resistance	R _{DIS7}		400		Ohm
CH8 LDO3		<u> </u>			
Input supply voltage range	V _{INPUT7}	2.7		5.5	V
V _{OUT} Output Voltage Adjustable Range,	V _{OUT8}	0.8		2.5	V
4bit (0.8V~2V, step=100mV, 2V~ 2.5V					
step=500mV)					
V _{OUT} Output Voltage, Default(Tj=25℃)	Vouts(Default)	1.078	1.100	1.122	V
V _{OUT} Output Voltage, Default(Tj=-10~85°C)	V _О ОТВ	1.067	1.100	1.133	V
, , , , , , , , , , , , , , , , , , , ,		1			1

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Good threshold (Vout rising)	V_{PG8}		93		%
Output under voltage lockout (Vout falling)	V _{UV8}		85		%
V _{OUT} Load Regulation, I _{OUT} = 1mA to 150mA			0.006		%/mA
V _{OUT} Line Regulation, V _{IN8} = 3 to 5V, I _{OUT8} =			0.015		%/V
0.05A					
Power Supply Reject Ratio (f = 10kHz,	PSRR8		70		dB
V _{OUT8} =1.1V)					
Output noise (10Hz to 100kHz, V _{OUT8} =1.1V)	OUT _{NOISE8}		30		uVrms
Dropout voltage @ 100mA (Voute=2.5V)	V_{DROP8}		200		mV
Rated output current	I _{MAX8}		100		mA
Operating Quiescent Current, No load,	I _{Q8}		52		uA
V _{DD} =3.8V					
Current Limit, VOUT8 = V _{OUT8} x 0.95	I _{CL8}	150	200		mA
Soft-start Time	t _{SS8}		400		us
C _{OUT} Discharge Switch ON Resistance	R _{DIS8}		400		Ohm
CH9 LDO4					
Input supply voltage range	V _{INPUT9}	2.7		5.5	V
V _{OUT} Output Voltage Adjustable Range,	V _{OUT9}	1.8		3.4	V
4bit(step=100mv)					
V _{OUT} Output Voltage, Default(Tj=25℃)	VouT9(Default)	2.450	2.500	2.550	V
V _{OUT} Output Voltage, Default(Tj=-10~85℃)	VouT9(Default)	2.425	2.500	2.575	V
Power Good threshold (Vout rising)	V_{PG9}		93		%
Output under voltage lockout (Vout falling)	V _{UV9}		85		%
V _{OUT} Load Regulation, I _{OUT} = 1mA to 150mA			0.005		%/mA
V _{OUT} Line Regulation, V _{IN9} = 3 to 5V, I _{OUT9} =			0.03		%/V
0.15A					
Power Supply Reject Ratio (f = 10kHz,	PSRR9		50		dB
Voute=3.3V)					
Output noise (10Hz to 100kHz, V _{OUT9} =3.3V)	OUT _{NOISE9}		300		uVrms
Dropout voltage @ 150mA (Voute=3.3V)	V _{DROP9}		200		mV
Operating Quiescent Current, No load,	I _{Q9}		28		uA
V _{DD} =3.8V					
Rated output current	I _{MAX9}		150		mA
Current Limit, VOUT9 = V _{OUT9} x 0.95	I _{CL9}	250	300		mA
Soft-start Time	tss9		400		us
C _{OUT} Discharge Switch ON Resistance	R _{DIS9}		400		Ohm
CH10 LDO5					
Input supply voltage range	VINPUT10	2.7		5.5	V
V _{OUT} Output Voltage Adjustable Range,	V _{OUT10}	1.8		3.4	V
4bit(step=100mv)					
Vou⊤ Output Voltage, Default(Tj=25℃)	Vout10(Default)	2.744	2.800	2.856	V
Vouт Output Voltage, Default(Tj=-10~85℃)	Vout10(Default)	2.716	2.800	2.884	V
Power Good threshold (Vout rising)	V _{PG10}		93		%
Output under voltage lockout (Vout falling)	V _{UV10}		85		%
V _{OUT} Load Regulation, I _{OUT} = 1mA to 300mA			0.003		%/mA

Parameter	Symbol	Min.	Тур.	Max.	Unit
Vout Line Regulation, V _{IN10} = 3 to 5V, I _{OUT10} =	-		0.01		%/V
0.3A					
Power Supply Reject Ratio (f = 10kHz,	PSRR10		52		dB
V _{OUT10} =3.3V)					
Output noise (10Hz to 100kHz, V _{OUT10} =3.3V)	OUT _{NOISE10}		300		uVrms
Dropout voltage @ 300mA (Vout10=2.8V)	V _{DROP10}		200		mV
Operating Quiescent Current, No load,	I _{Q10}		28		uA
V _{DD} =3.8V					
Rated output current	I _{MAX10}		300		mA
Current Limit, VOUT10 = V _{OUT10} x 0.95	I _{CL10}	350	500		mA
Soft-start Time	tss10		400		us
C _{OUT} Discharge Switch ON Resistance	R _{DIS10}		400		Ohm
CH11 LD06			ı	l	ı
Input supply voltage range	VINPUT11	2.7		5.5	V
V _{OUT} Output Voltage Adjustable Range,	V _{OUT11}	0.8		2.5	V
5bit(step=100mv)	7 00111	0.0			
V _{OUT} Output Voltage, Default(Tj=25°C)	Vout11(Default)	1.176	1.200	1.224	V
Vou⊤ Output Voltage, Default(Tj=-10~85℃)	Vour11(Default)	1.164	1.200	1.236	V
Power Good threshold (Vout rising)	V _{PG11}		93		%
Output under voltage lockout (Vout falling)	V _{UV11}		85		%
Vout Load Regulation, lout = 1mA to 150mA			0.005		%/mA
Vout Line Regulation, V _{IN11} = 3 to 5V, I _{OUT11} =			0.015		%/V
0.1A			0.0.0		757 5
Power Supply Reject Ratio (f = 10kHz,	PSRR11		70		dB
Vout11=3.3V)					
Output noise (10Hz to 100kHz, VouT11=3.3V)	OUT _{NOISE11}		30		uVrms
Dropout voltage @ 150mA (VouT11=2.5V)	V _{DROP11}		500		mV
Operating Quiescent Current, No load,	I _{Q11}		52		uA
V _{DD} =3.8V					
Rated output current	I _{MAX11}		150		mA
Current Limit, VOUT11 = V _{OUT11} x 0.95	I _{CL11}	200	300		mA
Soft-start Time	t _{SS11}		400		us
C _{OUT} Discharge Switch ON Resistance	R _{DIS11}		400		Ohm
CH12 LDO7			<u> </u>		<u> </u>
Input supply voltage rangef	VINPUT12	2.7		5.5	V
V _{OUT} Output Voltage Adjustable Range,	Vout12	0.8		2.5	V
5bit(step=100mv)	V 00112	0.0		2.0	
V _{OUT} Output Voltage, Default(Tj=25℃)	V _{OUT12} (Default)	1.764	1.800	1.836	V
V _{OUT} Output Voltage, Default(Tj=-10~85°C)	VOUT12(Default)	-1.736	1.800	1.854	V
Power Good threshold (Vout rising)	VPG12	1.750	93	1.004	%
Output under voltage lockout (Vout falling)	V PG12 VUV12		85		%
Vout Load Regulation, Iout = 1mA to 300mA	V UV12		0.005		%/mA
Vout Line Regulation, $V_{IN12} = 3$ to 5V, $I_{OUT12} =$			0.005		%/V
0.3A			0.015		707 V
Power Supply Reject Ratio (f = 10kHz,	PSRR12		65		dB
1 5 TOTAL Supply Reject Ratio (1 - TOKIZ,	1 0111112	1			שט

Parameter	Symbol	Min.	Тур.	Max.	Unit	
V _{OUT12} =3.3V)						
Output noise (10Hz to 100kHz, V _{OUT12} =3.3V)	OUT _{NOISE12}		50		uVrms	
Dropout voltage @ 300mA (VouT12=2.5V)	V _{DROP12}		200		mV	
Operating Quiescent Current, No load,	I _{Q12}		48		uA	
V _{DD} =3.8V						
Rated output current	I _{MAX12}		300		mA	
Current Limit, VOUT12 = V _{OUT12} x 0.95	I _{CL12}	400	400		mA	
Soft-start Time	t ss ₁₂		400		us	
C _{OUT} Discharge Switch ON Resistance	R _{DIS12}		400		Ohm	
CH13 LDO8						
Input supply voltage range	VINPUT13	2.7		5.5	V	
V _{OUT} Output Voltage Adjustable Range,	V _{ОUТ13}	1.8		3.4	V	
4bit(step=100mv)						
V _{OUT} Output Voltage, Default(Tj=25℃)	Vour13(Default)	3.234	3.300	3.366	V	
V _{OUT} Output Voltage, Default(Tj=-10~85℃)	Vour13(Default)	3.201	3.300	3.399	V	
Power Good threshold (Vout rising)	V _{PG13}		93		%	
Output under voltage lockout (Vout falling)	V _{UV13}		85		%	
V _{OUT} Load Regulation, I _{OUT} = 1mA to 150mA			0.003		%/mA	
V _{OUT} Line Regulation, V _{IN13} = 3 to 5V, I _{OUT6} =			0.01		%/V	
0.15A						
Power Supply Reject Ratio (f = 10kHz,	PSRR13		50		dB	
V _{OUT13} =3.3V)						
Output noise (10Hz to 100kHz, V _{OUT13} =3.3V)	OUT _{NOISE13}		300		uVrms	
Dropout voltage @ 300mA (VouT13=2.8V)	V _{DROP13}		200		mV	
Operating Quiescent Current, No load,	I _{Q13}		30		uA	
V _{DD} =3.8V						
Rated output current	I _{MAX13}		300		mA	
Current Limit, VOUT13 = V _{OUT13} x 0.95	I _{CL13}	400	500		mA	
Soft-start Time	t _{SS13}		400		us	
C _{OUT} Discharge Switch ON Resistance	R _{DIS13}		400		Ohm	
CH14 SWITCH1						
Input supply voltage range	V _{INPUT14}	2.7		5.5	V	
Rated output current	I _{MAX14}		300		mA	
On resistance(Vgs=3V)			200		mohm	
Current Limit	I _{CL14}	400	500		mA	
C _{OUT} Discharge Switch ON Resistance	R _{DIS14}		400		Ohm	
CH15 SWITCH2		1	1	ı	•	
Input supply voltage range	VINPUT15	2.7		5.5	V	
Rated output current	I _{MAX15}		300		mA	
On resistance(Vgs=3V)	<u> </u>		200		mohm	
Current Limit	I _{CL15}	400	500		mA	
C _{OUT} Discharge Switch ON Resistance	R _{DIS15}		400		Ohm	
	2.0.0	1	1	1		

Parameter	Symbol	Min.	Тур.	Max.	Unit
RTC Operating Voltage Range	Vin	2.5		5.5	V
RTC Supply Current	ΙQ		5		uA
CLK32OUT1 jitter (open drain) (always on)		-25		+25	ns
CLK32OUT1 duty cycle		40		60	%
CLK32OUT2 jitter (open drain)		-25		+25	ns
CLK32OUT2 duty cycle		40		60	%
I2C Interface TIMING SPECIFICATIONS (7-bi	ts Slave address: 00	11011)	•		
SCL clock frequency	fscL			400	kHz
SCL high time	tніgн	0.6			us
SCL low time	t _{LOW}	1.3			us
Data setup time	t _{SU,DAT}	0.1			us
Data hold time	t _{HD,DAT1}	0.3			us
Setup time for repeated start	t _{SU,STA}	0.6			us
HOLD time for start/repeated start	t _{HD,STA}	0.6			us
Rise time of SCL/SDA, C _B =400pF	t _r			300	ns
Fall width of SCL/SDA, C _B =400pF	t _f			300	ns
Pulse width of suppressed spike	tsp		50		ns
Capacitive load for each of bus line	Св			400	pF

Chapter 4 Function Description

4.1 State Machine Description




Fig. 4-1 State Machine

4.2 Device Power on Enable Conditions

- If none of the device power-on disable conditions is met, the following conditions are available to turn on and/or maintain the ON state of the device:
 - PWRON signal low level.
 - Or interrupt flag active (INT low) while the device is off (NRESPWRON = 0)
 - The power-on enable condition occurs only if the interrupt status bit is initially low (no previous identical interrupt pending in the status register).
- The Interrupt sources expected when the device is off are:
 - PWRON low-level interrupt (PWRON_INT = 1 in INT_STS_REG1 register)
 - First VDC rising above plug-in threshold (PLUG_IN interrupt(PLUG_IN_INT=1 in INT_STS_REG2 register) (Charger plug in interrupt)
- The Interrupt source expected if enabled when the device is off is:
 - RTC Alarm interrupt (INT_ALARM_EN=1 in RTC_INT_REG and RTC_ALARM_INT = 1 in INT_STS_REG register)




Fig. 4-2 Power On Enable Control

4.3 Device Power on Disable Conditions

- PWRON signal low level during more than the long-press delay: TDPWRONLP. The interrupt corresponding to this condition is PWRON_LP_INT in the INT_STS_REG register.
- Or Die temperature has reached the thermal shutdown threshold: TSD_STS=1 in THERMAL_REG).
- Or Vbat down below UVLO threshold: VB_UV_STS=1 in VB_MON_REG.
- Or DEV_OFF or DEV_OFF_RST control bit set to 1 (value of DEV_OFF is cleared when the
 device is in OFF state).

4.4 Device Sleep Enable Conditions

- SLEEP signal high level.
- OR DEV_SLP control bit set to 1
- And interrupt flag inactive (INT high): No non-masked interrupt pending

The SLEEP state can be controlled by programming DEV SLP and keeping the SLEEP state.




Fig. 4-3 SLEEP Enable Control

4.5 Power Sequence

	Power On Sequence	Preset Voltage	Power On Sequence	Preset Voltage	Power On Sequence	Preset Voltage	Power On Sequence					
Boot1/0	00		01		10				11			
B00170	00		01		10		RK808-	В	RK808-	С	RK808-	D
	Sequence	Тур	Sequence	Тур	Sequence	Тур	Sequence	Тур	Coguenco	Тур	Sequence	Тур
	Sequence	Vout	Sequence	Vout	Sequence	Vout		Vout	Sequence	Vout	Sequence	Vout
BUCK1	4	1.1V	4	1.2V	4	1.0V	2	1.1V	2	1.0V	4	0.9V
BUCK2	5	1.1V	5	1.2V	4	1.0V	3	1.1V	3	1.0V	3	0.9V
BUCK3	2	X*	2	X*	3	X*	3	X*	4	X*	2	X*
BUCK4	1	3.0V	1	3.0V	1	3.0V	4	3.3V	6	1.8V	1	1.8V
LDO1	OFF	3.3V	OFF	3.3V	1	3.3V	4	1.8V	7	3.3V	OFF	1.8V
LDO2	OFF	3.3V	2	3.3V	OFF	3.3V	OFF	1.8V	OFF	1.8V	OFF	3.0V
LDO3	3	1.1V	3	1.2V	2	1.0V	1	1.0V	1	1.0V	1	1.8V
LDO4	3	2.5V	OFF	2.5V	2	1.8V	OFF	3.3V	OFF	3.3V	7	3.0V
LDO5	OFF	2.8V	OFF	2.8V	OFF	2.8V	5	3.3V	OFF	3.3V	OFF	1.8V
LDO6	OFF	1.2V	OFF	1.2V	OFF	1.2V	OFF	1.8V	OFF	1.8V	1	1.5V
LD07	OFF	1.8	OFF	1.8V	OFF	1.8V	3	1.8V	OFF	1.8V	OFF	1.8V
LDO8	OFF	3.3V	OFF	1.8V	OFF	3.3V	OFF	3.3V	OFF	3.3V	5	3.0V
SWITCH1	1	Х	1	Х	5	Х	5	Х	OFF	Х	6	Х
SWITCH2	OFF	Х	OFF	Х	OFF	Х	OFF	Х	OFF	х	OFF	Х

Table 4-1 Power Start Up Sequence

The startup sequence of BOOT11 is the only difference between RK808-B, RK808-C and RK808-D.

X*: The buck3 voltage is decided by external resistors.

X: it is related with input voltage of Switch1/2

4.5.1 BOOT1=0, BOOT0=0




Fig. 4-4 Power On/Off Timing, BOOT1=0, BOOT0=0

4.5.2 BOOT1=0, BOOT0=1




Fig. 4-5 Power On/Off Timing, BOOT1=0, BOOT0=1

4.5.3 BOOT1=1, BOOT0=0




Fig. 4-6 Power On/Off Timing, BOOT1=1, BOOT0=0

4.5.4 BOOT1=1, BOOT0 = 1(RK808-B/RK808-C/RK808-D)

• RK808-B:




Fig. 4-7 Power On/Off Timing, BOOT1=1, BOOT0=1(RK808-B)

• RK808-C:




Fig. 4-8 Power On/Off Timing, BOOT1=1, BOOT0=1(RK808-C)

RK808-D




Fig. 4-9 Power On/Off Timing, BOOT1=1, BOOT0=1(RK808-D)

4.6 Boot Timing Characteristic

PARAMETERS	DESCRIPTION	MIN	TYP	MAX	UNIT
ton1	Delay to 1st channel enable after power on delay time		2		ms
ton2	1st channel enable to 2nd channel enable delay		2		ms
ton3	2nd channel enable to 3rd channel enable delay		2		ms
ton4	3rd channel enable to 4th channel enable delay		2		ms
ton0	4rd channel enable to 5th channel enable delay		2		ms
ton5	5th channel enable to 6th channel enable delay		2		ms
Ton6	6th channel enable to 7th channel enable delay		2		ms
Ton7	7th channel enable to 8th channel enable delay		2		ms
Ton0	1st channel enable to NRESPWRON rising edge delay		82		ms
toff1	Power off to NRESPWRON falling delay		1×t _{CK32K}		us
Toff2	NRESPWRON falling delay to supplies disable delay		2		ms

Table 4-2 Boot Timing Characteristics

4.7 Device Turn on With PLUG_IN




Fig. 4-10 Power ON Timing with VDC Plug in (PLUP_IN_INT Trigger a Power on Enable)

4.8 Device Turn off With Falling Input Voltage




Fig. 4-11 Power Control Timing with VIN Falling

4.9 Timing Characteristics (Vin rising/falling and Plug-in)

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
T_{dbVB_LOF}	VB_LO falling-edge debouncing delay		2		ms
T _{dONT}	Total power on delay time(ton1~ton6)		62		ms
T _{dbVB_LOR}	VB_LO rising-edge debouncing delay		2		ms
T _{dVB_UVF}	VB_UV falling-edge debouncing delay		2		ms
T _{dOFFT}	Total power off delay time		2		ms
T _{dbPLUG_IN}	VDC plug-in debouncing delay		100		ms
T _{dbPLUG_OUT}	VDC plug-out debouncing delay		100		ms

Table 4-3 Vin and PLUG_IN Timing Characteristics

4.10 Device State Control Through PWRON Signal




Fig. 4-12 PWRON Turn-On/DEV_OFF Turn Off




Fig. 4-13 PWRON Long Press Turn Off

4.11Timing Characteristics (PWRON, DEV_OFF)

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
$T_{dbPWRONF}$	PWRON falling-edge debouncing delay		500		ms
T _{dONT}	Total power on delay time(ton1~ton6)		62		ms
T _{dPWRONLP}	PWRON long press delay to interrupt (PWRON falling edge to PWRON_LP_INT=1)		6		S
T _{dPWRONLPTO}	PWRON long press delay to turn off (PWRON falling edge to NRESPWRON falling edge)		8		S
toff1	POWER ON disable to NRESPWRON falling delay		1×t _{CK32K}		us
Toff2	NRESPWRON falling delay to supplies disable delay		2		ms
T_{dOFFT}	total power off delay time		2		ms

Table 4-4 PWRON/DEV_OFF Timing Characteristics

4.12 Device Sleep State Control




Fig. 4-14 SLEEP/ACTIVE Transition Timing

4.13Timing Characteristics (SLEEP)

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
T _{db} ACT2SLP	SLEEP falling-edge debouncing delay		3×t _{ck32k}		us
T _{dbSLP2ACT}	SLEEP rising-edge debouncing delay		3×t _{ck32k}		us
TdSLPON	Delay to turn on enable after SLEEP rising-edge debouncing		1×t _{ck32k}		us

Table 4-5 SLEEP Timing Characteristics

Chapter 5 Register Description

5.1 Register Summary

HEX	ACTION/	R/W	DEFAULT/
ADDRESS	DESCRIPTION		RESET
	RTC REGISTERS		
00	SECONDS REG	RW	00
01	MINUTES REG	RW	50
02	HOURS REG	RW	08
03	DAYS_REG	RW	21
04	MONTHS_REG	RW	01
05	YEARS_REG	RW	13
06	WEEKS_REG	RW	01
08	ALARM_SECONDS_REG	RW	00
09	ALARM_MINUTES REG	RW	00
0A	ALARM_HOURS REG	RW	00
0B	ALARM_DAYS_REG	RW	01
0C	ALARM_MONTHS_REG	RW	01
0D	ALARM_YEARS_REG	RW	00
10	RTC_CTRL_REG	RW	00
11	RTC_STATUS_REG	RW	82
12	RTC_INT_REG	RW	00
13	RTC_COMP_LSB_REG	RW	00
14	RTC_COMP_MSB_REG	RW	00
	RESERVED REGISTERS		
0E	RESERVED	RW	00
0F	RESERVED	RW	00
15	RESERVED	RW	00
16	RESERVED	RW	00
17	RESERVED	RW	00
18	RESERVED	RW	00
	MISC REGISTERS		
20	CLK32KOUT_REG	RW	00
21	VB_MON_REG	RW	06
22	THERMAL_REG	RW	00
	POWER CHANNEL CONTROL/MONITOR REGIS	TERS	
23	DCDC_EN_REG	RW	boot
24	LDO_EN_REG	RW	boot
25	SLEEP_SET_OFF_REG1	RW	00
26	SLEEP_SET_OFF_REG2	RW	00
27	DCDC_UV_STS_REG	RO	00
28	DCDC_UV_ACT_REG	RW	1F
29	LDO_UV_STS_REG	RO	00
2A	LDO_UV_ACT_REG	RW	FF

HEX	ACTION/	R/W	DEFAULT/
ADDRESS	DESCRIPTION		RESET
2B	DCDC_PG_REG	RO	00
2C	LDO_PG_REG	RO	00
2D	VOUT_MON_TDB_REG	RW	02
	POWER CHANNEL CONFIGIGRATION RE	EGISTERS	T
2E	BUCK1_CONFIG_REG	RW	01
2F	BUCK1_ON_VSEL	RW	boot
30	BUCK1_SLP_VSEL	RW	00
31	BUCK1_DVS_VSEL	RW	00
32	BUCK2_CONFIG_REG	RW	01
33	BUCK2_ON_VSEL	RW	boot
34	BUCK2_SLP_VSEL	RW	00
35	BUCK2_DVS_VSEL	RW	00
36	BUCK3_CONFIG_REG	RW	01
37	BUCK4_CONFIG_REG	RW	00
38	BUCK4_ON_VSEL	RW	boot
39	BUCK4_SLP_VSEL_REG	RW	00
90	DCDC_ILMAX_REG	RW	00
3B	LDO1_ON_VSEL_REG	RW	boot
3C	LDO1_SLP_VSEL_REG	RW	00
3D	LDO2_ON_VSEL_REG	RW	boot
3E	LDO2_SLP_VSEL_REG	RW	00
3F	LDO3_ON_VSEL_REG	RW	boot
40	LDO3_SLP_VSEL_REG	RW	00
41	LDO4_ON_VSEL_REG	RW	boot
42	LDO4_SLP_VSEL_REG	RW	00
43	LDO5_ON_VSEL_REG	RW	boot
44	LDO5_SLP_VSEL_REG	RW	00
45	LDO6_ON_VSEL_REG	RW	boot
46	LDO6_SLP_VSEL_REG	RW	00
47	LDO7_ON_VSEL_REG	RW	boot
48	LDO7_SLP_VSEL_REG	RW	00
49	LDO8_ON_VSEL_REG	RW	boot
4A	LDO8_SLP_VSEL_REG	RW	00
4B	DEVCTRL REG	RW	00
	INTERRUPT REGISTERS		
4C	INT_STS_REG1	RW	00
4D	INT_STS_MSK_REG1	RW	00
4E	INT_STS_REG2	RW	00
4F	INT_STS_MSK_REG2	RW	00
T1	111_010_WOR_INEO2	1200	00

NOTE: Address 51h through 97h are for OTP registers. Customer's accessibility to those addresses is not allowed.

5.2 Register Description

5.2.1 RTC Registers

• SECONDS_REG: RTC SECOND Register

Address: 00H				Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV		SEC1	SEC0				
Default	0	0	0	0	0	0	0	0

Description

Bit 7 Reserved

Bit 6-4 Set the second digit of the RTC seconds (0-5) Bit 3-0 Set the first digit of the RTC seconds (0-9)

Note BCD coding from 00 - 59

MINUTES_REG: RTC MINUTE Register

Address: 01H				Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV		MIN1	MINO				
Default	0	1	0	1	0	0	0	0

Description

Bit 7 Reserved

Bit 6-4 Set the second digit of the RTC minutes

Bit 3-0 Set the first digit of the RTC minutes

Note BCD coding from 00 – 59

HOURS_REG : RTC HOUR Register

Address: 02H				Type: RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	PM/AM	RESV	НОІ	JR1	HOUR0				
Default	0	0	0	0	1	0	0	0	

Description

Bit 7 Set PM or AM: Only used in PM-AM mode, 1: PM. 0:AM.

Bit 6 Reserved

Bit 5-4 Set the second digit of the RTC hours

Bit 3-0 Set the first digit of the RTC hours

Note HOUR1/0 BCD coding from 0-11/23

• DAYS_REG: RTC DAY Register

Address: 03H		_		Type: R\	N			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	DA	·Υ1	DAY0			
Default	0	0	1	0	0	0	0	1

Description

Bit 7-6 Reserved

Bit 5-4 Set the second digit of the RTC days
Bit 3-0 Set the first digit of the RTC days
Note BCD coding from 01 - 28/29/30/31

• MONTHS_REG: RTC MONTH Register

Address: 04H				Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	MONTH1	MONTH0			
Default	0	0	0	0	0	0	0	1

Description

Bit 7-5 Reserved

Bit 4 Set the second digit of the RTC months Bit 3-0 Set the first digit of the RTC months

Note BCD coding from 01 - 12

YEARS_REG : RTC YEAR Register

Address: 05H				Type: R\	N					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
SYMBOL		YEAR1				YEAR0				
Default	0	0	0	1	0	0	1	1		

Description

Bit 7-5 Set the second digit of the RTC years

Bit 3-0 Set the first digit of the RTC years

Note BCD coding from 00 - 99

• WEEKS_REG: RTC WEEK Register

Address: 06H				Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RESV	WEEK		
Default	0	0	0	0	0	0	0	1

Description

Bit 7-3 Reserved

Bit 2-0 Set the RTC weeks

Note BCD coding from 1 - 7

• ALARM_SECONDS_REG: RTC ALARM SECOND Register

Address: 08H				Type: R\	N				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	Al	_ARM_SE	C1		ALARM	ARM_SEC0		
Default	0	0	0	0	0	0	0	0	

Description

Bit 7 Reserved

Bit 6-4 Set the second digit of the RTC alarm seconds

Bit 3-0 Set the first digit of the RTC alarm seconds

Note BCD coding from 00 - 59

● ALARM_MINUTES_REG: RTC ALARM MINUTE Register

Address: 09H				Type: R\	V			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	A	ALARM_MIN1 ALARM_MIN0					
Default	0	0	0	0	0	0	0	0

Description

Bit 7 Reserved

Bit 6-4 Set the second digit of the RTC alarm minutes Bit 3-0 Set the first digit of the RTC alarm minutes

Note BCD coding from 00 - 59

ALARM_HOURS_REG : RTC ALARM HOUR Register

Address: (Type: RW							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	ALARM_PM_AM	RESV	ALARM	HOUR1	ALARM_HOUR0			
Default	0	0	0	0	0	0	0	0

Description

Bit 7 Set PM or AM: Only used in PM-AM mode, 1: PM. 0:AM.

Bit 6 Reserved

Bit 5-4 Set the second digit of the RTC alarm hours
Bit 3-0 Set the first digit of the RTC alarm hours
Note HOUR1/0 BCD coding from 0-11/23

ALARM_DAYS_REG : RTC ALARM DAY Register

Address: 0BH				Type: RV	V			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	ALARM	1_DAY1	ALARM_DAY0			
Default	0	0	0	0	0	0	0	1

Description

Bit 7-6 Reserved

Bit 5-4 Set the second digit of the RTC alarm days
Bit 3-0 Set the first digit of the RTC alarm days
Note BCD coding from 01 - 28/29/30/31

ALARM_MONTHS_REG : RTC ALARM MONTH Register

Address: 0CH				Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	ALARM_ MONTH1		ALARM_N	MONTH0	
Default	0	0	0	0	0	0	0	1

Description

Bit 7-5 Reserved

Bit 4 Set the second digit of the RTC alarm months

Bit 3-0 Set the first digit of the RTC alarm months

Note BCD coding from 01 - 12

ALARM_YEARS_REG : RTC ALARM YEAR Register

Address: 0DH				Type: F	RW			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	ALARM_YEAR1 ALARM_YEAR0							
Default	0	0	0	0	0	0	0	0

Description

Bit 7-4 Set the second digit of the RTC alarm years

Bit 3-0 Set the first digit of the RTC alarm years

Note BCD coding from 00 - 99

• RTC_CTRL_REG: RTC Control Register

Address	: 10H			Type: R	W			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RTC_READ	GET_TI	SET_32_	TEST_M	AMPM_	AUTO_	ROUND_30S	STOP_
	SEL	ME	COUNTER	ODE	MODE	COMP	(Auto Clr)	RTC
Default	0	0	0	0	0	0	0	0

Description

Bit 7 RTC_READSEL: 0: Read access directly to dynamic registers.

1: Read access to static shadowed registers

Bit 6 GET_TIME: Rising transition of this register transfers dynamic registers into static shadowed registers.

Bit 5 SET_32_COUNTER: 1: set the 32-kHz counter with COMP_REG value. It must only be used when the RTC is frozen.

Bit 4 TEST_MODE: 1: test mode (Auto compensation is enable when the 32kHz counter reaches at its end)

Bit 3 AMPM_MODE: 0: 24 hours mode.

1: 12 hours mode (PM-AM mode)

Bit 2 AUTO_COMP: 0: No auto compensation RW0.

1: Auto compensation enabled

Bit 1 ROUND_30S: 1: When 1 is written, the time is rounded to the closest

minute in next second. self cleared after rounding

Bit 0 STOP_RTC: 1: RTC is frozen.

0: RTC is running.

RTC_time can only be changed during RTC frozen

• RTC_STATUS_REG : RTC Status Register

Addre	ess: 11H			Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	POWER_UP (Write 1 Clr)	ALARM (Write 1 Clr)	EVENT_1D (Write 1 Clr)	EVENT_1H (Write 1 Clr)	EVENT_1M (Write 1 Clr)	EVENT_1S (Write 1 Clr)	RUN (RO)	RESV
Default	1	0	0	0	0	0	1	0

Description

Bit 7	POWER_UP: POWER_UP is set by a reset, is cleared by writing one in	this
	bit.	

Bit 6 ALARM: Indicates that an alarm interrupt has been generated (bit clear by writing 1) The alarm interrupt keeps its low level, until the micro-controller writes 1 in the ALARM bit of the RTC_STATUS register. The timer interrupt is a low-level pulse (15 µs duration).

Bit 5 EVENT_1D: One day has occurred

Bit 4 EVENT_1H: One hour has occurred

Bit 3 EVENT 1M: One minute has occurred

Bit 2 EVENT_1S :One secondr has occurred

Bit 1 RUN: 0, RTC is frozen. 1, RTC is running. This bit shows the real state of the RTC

Bit 0 RESEVERED

RTC_INT_REG : RTC Interrupt Register

Addres	ss: 12H			Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	INT_SLEEP_ MASK_EN	INT_ALARM _EN	INT_TIMER _EN	EVE	RY
Default	0	0	0	0	0	0	0	0

Description

Bit 7-5 RESEVERED

Bit 4 INT_SLEEP_MASK_EN:

1: Mask periodic interrupt while the device is in SLEEP mode

0: Normal mode, no interrupt masked.

Bit 3 INT_ALARM_EN: Enable one interrupt when the alarm value is reached

1: Enable

0: Disable

Bit 2 INT_TIMER_EN: Enable periodic interrupt

1:Enable

0:Disable

Bit 1-0 EVERY: 00: every second 01: every minute 10: every hour 11: every day

RTC_COMP_LSB_REG : RTC Comensation LSB Register

Address: 13H Type: RW	
-----------------------	--

Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
SYMBOL		RTC_COMP_LSB								
Default	0	0	0	0	0	0	0	0		

Description

Bit7-0 This register contains the number of 32-kHz periods to be added into the 32KHz counter every hour [LSB]

RTC_COMP_MSB_REG : RTC Compensation MSB Register

Address: 14H				Type: RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL		RTC_COMP_MSB							
Default	0	0	0	0	0	0	0	0	

Description

Bit7-0 This register contains the number of 32-kHz periods to be added into the 32KHz counter every hour [MSB]

5.2.2 MISC Registers

CLK32KOUT_REG : RTC Compensation MSB Register

Address: 20H				Type:	RW			
Bit	Bit Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1						Bit0	
SYMBOL	RESERVED							CLK32KOUT2 _EN
Default	0	0	0	0	0	0	0	0

Description

Bit 7-1 Reserved

Bit 0 CLK32KOUT2_EN:

- 1. CLK32KOUT2 output is enabled
- 0. CLK32KOUT2 output is disabled

VB_MON_REG : Battery Voltage Monitor Register

Address:	s: 21H Type: RW							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2 Bit1 Bit0		
SYMBOL	PLUG_OU T_STS (RO)	PLUG_IN _STS (RO)	VB_UV_ STS (RO)	VB_LO_ ACT	VB_LO_ STS (RO)	VB_LO_SEL		L
Default	0	0	0	0	0	1 1 0		0

Description

Bit 7 PLUG_OUT_STS: charger plug-out event occurs(DC PIN voltage <3.5V)

0: no charger plug out1: charger pluged outThis bit is read only

Bit 6 PLUG_IN_STS: charger plug-in event occurs(DC PIN voltage >3.8V)

0: no charger plug in

1: charger pluged in

This bit is read only

Bit 5 VB_UV_STS: Battery under voltage lockout status(shut down system if the

bit=1)

This bit is read only

Bit 4 VB_LO_ACT: VBAT low action

0: shut down system

1: insert interrupt

Bit 3 VB_LO_STS: Battery low voltage status

0: VBAT>VB_LO_SEL

1: VBAT<VB_LO_SEL

This bit is read only

Bit 2-0 VB_LO_SEL: Battery low voltage threshold

000~111: 2.8V~ 3.5V, step=100mV

• THERMAL_REG : Thermal Control Register

Address:	22H			Type: RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	RESV	RESV	TSD_T EMP	HOTDIE_TEMP		HOTDIE_STS (RO)	TSD_STS (RO)	
Default	0	0	0	0	0	0	0	0	

Description

Bit 7-5 Reserved

Bit 4 TSD_TEMP: Thermal shutdown temperture threshold

0: 140°C; 1: 170°C

Bit 3-2 HOTDIE_TEMP: Hot-die temperature threshold

00:85℃;

01: 95℃;

10: 105℃;

11: 115℃

Bit 1 HOTDIE_STS: Hot-die warning

This bit is read only bit.

Bit 0 TSD_STS: Thermal shut down

5.2.3 Power Channel Control/Monitor Registers

• DCDC_EN_REG : DC-DC Converter Enable Register

Address: 23H	1			Type: RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	SWITC	SWITC	RESV	BUCK4	BUCK3	BUCK2	BUCK1	
	NESV	H2_EN	H1_EN	KESV	_EN	_EN	_EN	_EN	
Default		Boot							

Description

Bit 7 Reserved

Bit 6-5 SWITCH(n): SWITCH1 and SWITCH2 enable

1, Enable

0, Disable

The default value is set by boot.

Bit 4 Reserved

Bit 3-0 BUCK(n)_EN: BUCKn enable

1, Enable

0, Disable

The default value is set by boot.

• LDO_EN_REG : LDO Enable Register

Address: 24H	Type: RW							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	LDO8_	LDO7_	LDO6_	LDO5_	LDO4_	LDO3_	LDO2_	LDO1_
	EN	EN	EN	EN	EN	EN	EN	EN
Default	Boot							

Description

Bit 7-0 LDOn: LDO(n) enable

1, Enable

0, Disable

The default value is set by boot.

• SLEEP_SET_OFF_REG1 : Sleep set Off Register #1

Address	s: 25H			Type: RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
		SWITCH2_	SWITCH1_		BUCK4_S	BUCK3_S	BUCK2_S	BUCK1_	
SYMBOL	RESV	SLP_SET_	SLP_SET_	RESV	LP_SET_O	LP_SET_O	LP_SET_O	SLP_SE	
		OFF	OFF		FF	FF	FF	T_OFF	
Default	0	0	0	0	0	0	0	0	

Description

	Bit 7 Res	erv	ec
--	-----------	-----	----

Bit 6 1: Switch2 is set off in sleep mode

0: Switch2 is enable in sleep mode

Bit 5 1: Switch1 is set off in sleep mode

0: Switch1 is enable in sleep mode

Bit 4 Reserved

Bit 3 1: Buck4 is set off in sleep mode

0: Buck4 is enable in sleep mode

Bit 2 1: Buck3 is set off in sleep mode

0: Buck3 is enable in sleep mode

Bit 1 1: Buck2 is set off in sleep mode

0: Buck2 is enable in sleep mode

Bit 0 1: Buck1 is set off in sleep mode

0: Buck1 is enable in sleep mode

• SLEEP_SET_OFF_REG2 : Sleep set Off Register #2

Address: 26H	1			Type: RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	LDO8_S	LDO7_S	LDO6_S	LDO5_S	LDO4_S	LDO3_S	LDO2_S	LDO1_S	
	LP_SET_	LP_SET_	LP_SET_	LP_SET_	LP_SET_	LP_SET_	LP_SET_	LP_SET_	
	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
Default	0	0	0	0	0	0	0	0	

Description

	Descri
Bit 7	1: LDO8 is set off in sleep mode
	0: LDO8 is enable in sleep mode
Bit 6	1: LDO7 is set off in sleep mode
	0: LDO7 is enable in sleep mode
Bit 5	1: LDO6 is set off in sleep mode
	0: LDO6 is enable in sleep mode
Bit 4	1: LDO5 is set off in sleep mode
	0: LDO5 is enable in sleep mode
Bit 3	1: LDO4 is set off in sleep mode
	0: LDO4 is enable in sleep mode
Bit 2	1: LDO3 is set off in sleep mode
	0: LDO3 is enable in sleep mode
Bit 1	1: LDO2 is set off in sleep mode
	0: LDO2 is enable in sleep mode
Bit 0	1: LDO1 is set off in sleep mode
	0: LDO1 is enable in sleep mode

• DCDC_UV_STS_REG : DC-DC Under Voltage Status Register

Address	s: 27H			Type: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	BUCK4_	BUCK3_	BUCK2_	BUCK1_
	INLOV	INLOV	INLOV	INLOV	UV_STS	UV_STS	UV_STS	UV_STS
Default	0	0	0	0	0	0	0	0

	Description
Bit 7-5	Reserved
Bit 4	Reserved
Bit 3	BUCK4_UV_STS: BUCK4 under voltage flag.
	1: Output voltage drop below 85% of nominal voltage
	0: Normal
Bit 2	BUCK3_UV_STS: BUCK3 under voltage flag.
	1: Output voltage drop below 85% of nominal voltage
	0: Normal
Bit 1	BUCK2_UV_STS: BUCK2 under voltage flag.

1: Output voltage drop below 85% of nominal voltage

0: Normal

Bit 0 BUCK1_UV_STS: BUCK1 under voltage flag.

1: Output voltage drop below 85% of nominal voltage

0: Normal

• DCDC_UV_ACT_REG: DC-DC Under Voltage Action Register

Address	s: 28H			Type: R						
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
SYMBOL	RESV	RESV	RESV	RESV	BUCK4_ UV_ACT	BUCK3_ UV_ACT	BUCK2_ UV_ACT	BUCK1_ UV_ACT		
Default	0	0	0	1	1	1	1	1		

Description

Bit 7-5 Reserved

Bit 4 Reserved

Bit 3 BUCK4_UV_ACT: BUCK4 under voltage flag.

1: restart converter

0: No effect

Bit 2 BUCK3_UV_ACT: BUCK3 under voltage flag.

1: restart converter

0: No effect

Bit 1 BUCK2_UV_ACT: BUCK2 under voltage flag.

1: restart converter

0: No effect

Bit 0 BUCK1_UV_ACT: BUCK1 under voltage flag.

1: restart converter

0: No effect

• LDO UV STS REG: LDO Under Voltage Status Register

				,age etatae 11egietei						
Address	s: 29H			Type: R						
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
SYMBOL	LDO8_UV	LDO7_UV	LDO6_UV	LDO5_UV	LDO4_UV	LDO3_U	LDO2_U	LDO1_U		
	_STS	_STS	_STS	_STS	_STS	V_STS	V_STS	V_STS		
Default	0	0	0	0	0	0	0	0		

Description

Bit 7 LDO8_UV_STS: LDO8 under voltage flag.

1, Output voltage drop below 85% of nominal voltage

0, Normal

Bit 6 LDO7_UV_STS: LDO7 under voltage flag.

1, Output voltage drop below 85% of nominal voltage

0, Normal

Bit 5 LDO6_UV_STS: LDO6 under voltage flag.

1, Output voltage drop below 85% of nominal voltage

0, Normal

Bit 4 LDO5_UV_STS: LDO5 under voltage flag.

1, Output voltage drop below 85% of nominal voltage

- 0, Normal
- Bit 3 LDO4_UV_STS: LDO4 under voltage flag.
 - 1, Output voltage drop below 85% of nominal voltage
 - 0, Normal
- Bit 2 LDO3_UV_STS: LDO3 under voltage flag.
 - 1, Output voltage drop below 85% of nominal voltage
 - 0, Normal
- Bit 1 LDO2_UV_STS: LDO2 under voltage flag.
 - 1, Output voltage drop below 85% of nominal voltage
 - 0, Normal
- Bit 0 LDO1_UV_STS: LDO1 under voltage flag.
 - 1, Output voltage drop below 85% of nominal voltage
 - 0, Normal

• LDO_UV_ACT_REG : LDO Under Voltage Action Register

Address: 2AH	1			Type: RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	LDO8_U	LDO7_U	LDO6_U	LDO5_U	LDO4_U	LDO3_U	LDO2_U	LDO1_U	
	V_ACT	V_ACT	V_ACT	V_ACT	V_ACT	V_ACT	V_ACT	V_ACT	
Default	1	1	1	1	1	1	1	1	

Description

- Bit 7 LDO8 UV ACT: LDO8 under voltage action
 - 1: restart converter
 - 0: No effect
- Bit 6 LDO7_UV_ACT: LDO7 under voltage action
 - 1: restart converter
 - 0: No effect
- Bit 5 LDO6_UV_ACT: LDO6 under voltage action
 - 1: restart converter
 - 0: No effect
- Bit 4 LDO5 UV ACT: LDO5 under voltage action
 - 1: restart converter
 - 0: No effect
- Bit 3 LDO4_UV_ACT: LDO4 under voltage action
 - 1: restart converter
 - 0: No effect
- Bit 2 LDO3_UV_ACT: LDO3 under voltage action
 - 1: restart converter
 - 0: No effect
- Bit 1 LDO2_UV_ACT: LDO2 under voltage action
 - 1: restart converter
 - 0: No effect
- Bit 0 LDO1_UV_ACT: LDO1 under voltage action
 - 1: restart converter
 - 0: No effect

DCDC_PG_REG : DC-DC Converter Power Good Status Register

Ī	Address:	2BH			Type: R				
-		Bit Bit7 Bit6 Bit5				Bit3	Bit2	Bit1	Bit0
ŀ		טונ/	טונט	כווט	Bit4				
	SYMBOL	RESV	RESV	RESV	RESV	BUCK4_P	BUCK3_P	BUCK2_P	BUCK1_P
		INLOV	INLOV	I LOV	INLOV	G_STS	G_STS	G_STS	G_STS
	Default	0	0	0	0	0	0	0	0

Description

Bit 7-5 Reserved
Bit 4 Reserved

Bit 3 BUCK4_PG_STS: BUCK4 power good flag.

1: Power good, Vout>90% of setting voltage

0: Power not good, Vout<90% of setting voltage

Bit 2 BUCK3_PG_STS: BUCK3 power good flag.

1: Power good, Vout>90% of setting voltage

0: Power not good, Vout<90% of setting voltage

Bit 1 BUCK2_PG_STS : BUCK2 power good flag.

1: Power good, Vout>90% of setting voltage

0: Power not good, Vout<90% of setting voltage

Bit 0 BUCK1_PG_STS: BUCK1 power good flag.

1: Power good, Vout>90% of setting voltage

0: Power not good, Vout<90% of setting voltage

LDO_PG_REG : LDO Power Good Status Register

Address	s: 2CH			Type: R					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	LDO8_PG	LDO7_PG	LDO6_PG	LDO5_PG	LDO4_PG	LDO3_P	LDO2_P	LDO1_P	
	_STS	_STS	_STS	_STS	_STS	G_STS	G_STS	G_STS	
Default	0	0	0	0	0	0	0	0	

Description

Bit 7 LDO8_PG_STS: LDO8 power good flag.

1: Power good, Vout>90% of setting voltage

0: Power not good, Vout<90% of setting voltage

Bit 6 LDO7_PG_STS: LDO7 power good flag.

1: Power good, Vout>90% of setting voltage

0: Power not good, Vout<90% of setting voltage

Bit 5 LDO6 PG STS: LDO6 power good flag.

1: Power good, Vout>90% of setting voltage

0: Power not good, Vout<90% of setting voltage

Bit 4 LDO5_PG_STS: LDO5 power good flag.

1: Power good, Vout>90% of setting voltage

0: Power not good, Vout<90% of setting voltage

- Bit 3 LDO4_PG_STS: LDO4 power good flag.
 - 1: Power good, Vout>90% of setting voltage
 - 0: Power not good, Vout<90% of setting voltage
- Bit 2 LDO3_PG_STS: LDO3 power good flag.
 - 1: Power good, Vout>90% of setting voltage
 - 0: Power not good, Vout<90% of setting voltage
- Bit 1 LDO2_PG_STS: LDO2 power good flag.
 - 1: Power good, Vout>90% of setting voltage
 - 0: Power not good, Vout<90% of setting voltage
- Bit 0 LDO1_PG_STS: LDO1 power good flag.
 - 1: Power good, Vout>90% of setting voltage
 - 0: Power not good, Vout<90% of setting voltage

• VOUT_MON_TDB_REG: VOUT Debounce Monitor Register

Address	s: 2DH		Type: RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RESV	RESV	VOUT_MON_TDB	
Default	0	0	0	0	0	0	1	0

Description

Bit 7-2 Reserved

Bit 1-0 VOUT_MON_TDB: Vout monitor debouncing time(UV_STS rising edge and PG_STS rising edge debounce time)

00: 62us 01: 124us

10: 186us(default)

11: 248us

5.2.4 Power Channel Configuration Registers

BUCK1 CONFIG REG: BUCK1 Configuration Register

Address	s: 2EH			Type: RW								
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
SYMBOL	RESV	BUCK1_ PHASE	RESV	BUCK1_RATE		BU	CK1_ILMIN					
Default	0	0	0	0	0	0	0	1				

Description

Bit 7 Reserved

Bit 6 BUCK1_PHASE,

0: Normal,

1: Inverted

Bit 5 Reserved

Bit 4-3 BUCK1_RATE: Voltage change rate after DVS

00: 2mv/us01: 4mv/us10: 6mv/us11: 10mv/us

Bit 2-0 BUCK1_ILMIN: The minimum of inductor current

000: 50mA

001: 100mA(default);

010: 150mA 011: 200mA 100: 250mA 101: 300mA 110: 350mA 111: 400mA

BUCK1_ON_VSEL : BUCK1 Active Mode Register

Address	s: 2FH			Type: RW						
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
SYMBOL	RESV	RESV		BUCK1_ON_VSEL						
Default	Boot									

Description

Bit 7 Reserved Bit 6 Reserved

Bit 5-0 BUCK1_ON_VSEL: BUCK1 active mode voltage select,

 $0.7125V \sim 1.5V$, step=12.5mV

000 000: 0.7125V 000 001: 0.725V

•••••

111 111: 1.5V

The default value is set by boot.

BUCK1_SLP_VSEL : BUCK1 Sleep Mode Register

Address	s: 30H			Type: RV	V				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	RESV		BUCK1_SLP_VSEL					
Default	0	0	0	0	0	0	0	0	

Description

Bit 7 Reserved

Bit 6 Reserved

Bit 5-0 BUCK1_SLP_VSEL: BUCK1 sleep mode

mode voltage select,

0.7125V~1.5V ,step=12.5mV

000 000: 0.7125V 000 001: 0.725V

•••••

111 111: 1.5V

• BUCK1_DVS_VSEL : BUCK1 DVS Mode Register

Address	s: 31H			Type: RW							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
SYMBOL	RESV	RESV		BUCK1_DVS_VSEL							
Default	0	0	0	0	0	0	0	0			

Description

Bit 7-6 Reserved

Bit 5-0 BUCK1_DVS_VSEL: BUCK1 DVS voltage select,

 $0.7125V\sim1.5V$, step=12.5mV

000 000: 0.7125V 000 001: 0.725V

• • • • •

111 111: 1. 5V

• BUCK2_CONFIG_REG: BUCK2 Configuration Register

Address	s: 32H			Type: RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	BUCK2_ PHASE	RESV	BUCK2_RATE		В	UCK2_ILM	IN	
Default	0	0	0	0	0	0	0	1	

Description

Bit 7 Reserved

Bit 6 BUCK2_PHASE,

0: Normal,

1: Inverted

Bit 5 Reserved

Bit 4-3 BUCK2_RATE: Voltage change rate after DVS

00: 2mv/us01: 4mv/us10: 6mv/us

11: 10mv/us

Bit 2-0 BUCK2_ILMIN: The minimum of inductor current

000: 50mA

001: 100mA(default);

010: 150mA 011: 200mA 100: 250mA 101: 300mA 110: 350mA 111: 400mA

BUCK2_ON_VSEL : BUCK2 Active Mode Register

Address	s: 33H	Type: RW										
Bit	Bit7	Bit6	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 B									
SYMBOL	RESV	RESV		BUCK2_ON_VSEL								
Default	Boot											

Description

Bit 7 Reserved

Bit 6 Reserved

Bit 5-0 BUCK2_ON_VSEL: BUCK2 active mode voltage select,

 $0.7125V \sim 1.5V$, step=12.5mV

000 000: 0.7125V 000 001: 0.725V

•••••

111 111: 1.5V

The default value is set by boot.

● BUCK2_SLP_VSEL : BUCK2 Sleep Mode Register

Address	s: 34H			Type: RW						
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
SYMBOL	RESV	RESV		BUCK2_SLP_VSEL						
Default	0	0	0	0	0	0	0	0		

Description

Bit 7 Reserved

Bit 6 Reserved

Bit 5-0 BUCK2_SLP_VSEL: BUCK1 sleep mode voltage select,

 $0.7125V \sim 1.5V$, step=12.5mV

000 000: 0.7125V 000 001: 0.725V

•••••

111 111: 1.5V

• BUCK2_DVS_VSEL : BUCK2 DVS Mode Register

Address	s: 35H			Type: R\	N				
Bit	Bit7	Bit6	Bit5 Bit4 Bit3 Bit2 Bit1 Bit0					Bit0	
SYMBOL	RESV	RESV		BUCK2_DVS_VSEL					
Default	0	0	0	0	0	0	0	0	

Rev 1.4

Description

Bit 7-6 Reserved

Bit 5-0 BUCK2_DVS_VSEL: BUCK1 DVS voltage select,

 $0.7125V\sim1.5V$, step=12.5mV

000 000: 0.7125V 000 001: 0.725V

•••••

111 111: 1.5V

BUCK3_CONFIG_REG : BUCK3 Configuration Register

Address	s: 36H			Type: RV	V			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	BUCK3_ PHASE	RESV	RESV	RESV	BUCK3_ILMIN		N
Default	0	0	0	0	0	0	0	1

Description

Bit 7 Reserved

Bit 6 BUCK3_PHASE,

0: Normal,

1: Inverted

Bit 5-3 Reserved

Bit 2-0 BUCK3_ILMIN: The minimum of inductor current

000: 50mA

001: 100mA(default);

010: 150mA 011: 200mA 100: 250mA 101: 300mA 110: 350mA 111: 400mA

• BUCK4_CONFIG_REG: BUCK4 Configuration Register

Address	s: 37H			Type: RV	٧			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	BUCK4_ PHASE	RESV	RESV	RESV	BUCK4_ILMIN		I
Default	0	0	0	0	0	0	0	0

Description

Bit 7 Reserved

Bit 6 BUCK4_PHASE,

0: Normal,

1: Inverted

Bit 2-0 BUCK4_ILMIN:The minimum of inductor current

000: 50mA

001: 100mA(default);

010: 150mA 011: 200mA 100: 250mA 101: 300mA 110: 350mA 111: 400mA

BUCK4_ON_VSEL : BUCK4 Active Mode Register

Address	s: 38H			Type: RV	N				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	RESV	RESV	RESV		BUCK4_C	N_VSEL		
Default				Boot	-				

Description

Bit 7 Reserved

Bit 6-4 Reserved

Bit 3-0 BUCK4_ON_VSEL: BUCK4 active mode voltage select,

1.8V~3.3V ,step=100mV

0000: 1.8V 0001: 1.9V

•••••

1110: 3.2V 1111: 3.3V

the default value is set by boot.

• BUCK4_SLP_VSEL: BUCK4 Sleep Mode Register

Address	s: 39H			Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV		BUCK4_SI	LP_VSEL	
Default	0	0	0	0	0	0	0	0

Description

Bit 7 Reserved

Bit 6-4 Reserved

Bit 3-0 BUCK4_SLP_VSEL: BUCK4 sleep mode voltage select,

1.8V~3.3V ,step=100mV

0000: 1.8V 0001: 1.9V

.....

1110: 3.2V 1111: 3.3V

• LDO1_ON_VSEL_REG: LDO1 Active Mode Voltage Select

Address	s: 3BH							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO1_ON_VSEL				
Default		Boot						

Description

Bit 7-5 Reserved

Bit 4-0 LDO1_ON_VSEL: LDO1 active mode voltage select.

 $1.8V \sim 3.4V$, step=0.1V

00000: 1.8V 00001: 1.9V

•••.

01110: 3.2V 01111: 3.3V 10000: 3.4V

the default value is set by boot.

LD01_SLP_VSEL_REG: LD01 Sleep Mode Voltage Select

Address	s: 3CH		_	Type: RV	V			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO1_SLP_VSEL				
Default	0	0	0	0	0	0	0	0

Description

Bit 7-5 Reserved

Bit 4-0 LDO1_SLP_VSEL: LDO1 SLEEP mode voltage select.

 $1.8V \sim 3.4V$, step=0.1V

00000: 1.8V 00001: 1.9V

•••.

01110: 3.2V 01111: 3.3V 10000: 3.4V

LD02 ON VSEL REG: LD02 Active Mode Voltage Select

Address	s: 3DH								
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	RESV	RESV	LDO2_ON_VSEL					
Default		Boot							

Description

Bit 7-5 Reserved

Bit 4-0 LDO2_ON_VSEL: LDO2 active mode voltage select.

 $1.8V \sim 3.4V$, step=0.1V

00000: 1.8V

00001: 1.9V

٠٠٠.

01110: 3.2V 01111: 3.3V 10000: 3.4V

the default value is set by boot.

LD02_SLP_VSEL_REG : LD02 Sleep Mode Voltage Select

Address	s: 3EH			Type: RV	V				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	RESV	RESV	LDO2_SLP_VSEL					
Default	0	0	0	0 0 0 0					

Description

Bit 7-5 Reserved

Bit 4-0 LDO2_SLP_VSEL: LDO2 SLEEP mode voltage select.

 $1.8V \sim 3.4V$, step=0.1V

00000: 1.8V 00001: 1.9V

٠٠٠.

01110: 3.2V 01111: 3.3V 10000: 3.4V

• LD03_ON_VSEL_REG: LD03 Active Mode Voltage Select

Address	s: 3FH			RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	LDO3_ON_VSEL			
Default				Boot				

Description

Bit 7-4 Reserved

Bit 3-0 LDO3_ON_VSEL: LDO3 active voltage select.

 $0.8V \sim 2.5V$, step=0.1V

0000: 0.8V 0001: 0.9V

٠٠٠.

1100: 2.0V 1101: 2.2V 1111: 2.5V

the default value is set by boot.

● LD03_SLP_VSEL_REG : LD03 Sleep Mode Voltage Select

Address	s: 40H			Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SYMBOL	RESV	RESV	RESV	RESV	LDO3_SLP_VSEL			
Default	0	0	0	0	0 0 0 0			

Description

Bit 7-4 Reserved

Bit 3-0 LDO3_SLP_VSEL: LDO3 SLEEP mode voltage select.

 $0.8V \sim 2.5V$, step=0.1V

0000: 0.8V 0001: 0.9V

٠٠٠.

1100: 2.0V 1101: 2.2V 1111: 2.5V

the default value is set by boot.

■ LDO4_ON_VSEL_REG : LDO4 Active Mode Voltage Select

Address	s: 41H			Type: F	RW			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV		LDC	04_ON_VS	EL	
Default		Boot						

Description

Bit 7-5 Reserved

Bit 4-0 LDO4_ON_VSEL: LDO4 active mode voltage select.

 $1.8V \sim 3.4V$, step=0.1V

00000: 1.8V 00001: 1.9V

•••.

01110: 3.2V 01111: 3.3V 10000: 3.4V

the default value is set by boot.

● LDO4_SLP_VSEL_REG: LDO4 Sleep Mode Voltage Select

Address	s: 42H			Type: F	RW			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV		LDO	4_SLP_VS	BEL	
Default	0	0	0	0 0 0 0 0				

Description

Bit 7-5 Reserved

Bit 4-0 LDO2_SLP_VSEL: LDO2 SLEEP mode voltage select.

 $1.8V \sim 3.4V$, step=0.1V

00000: 1.8V

00001: 1.9V

٠٠٠.

01110: 3.2V 01111: 3.3V 10000: 3.4V

• LDO5_ON_VSEL_REG: LDO5 Active Mode Voltage Select

Address	s: 43H			Type: F	RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	RESV	RESV	LDO5_ON_VSEL					
Default		Boot							

Description

Bit 7-5 Reserved

Bit 4-0 LDO5_ON_VSEL: LDO5 active mode voltage select.

 $1.8V \sim 3.4V$, step=0.1V

00000: 1.8V 00001: 1.9V

•••.

01110: 3.2V 01111: 3.3V 10000: 3.4V

the default value is set by boot.

LD05_SLP_VSEL_REG : LD05 Sleep Mode Voltage Select

Addres	s: 44H			Type: F	RW						
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
SYMBOL	RESV	RESV	RESV	LDO5_SLP_VSEL							
Default	0	0	0	0 0 0 0 0							

Description

Bit 7-5 Reserved

Bit 4-0 LDO5_SLP_VSEL: LDO5 SLEEP mode voltage select.

 $1.8V \sim 3.4V$, step=0.1V

00000: 1.8V 00001: 1.9V

•••.

01110: 3.2V 01111: 3.3V 10000: 3.4V

• LDO6_ON_VSEL_REG: LDO6 Active Mode Voltage Select

Address: 45H				Type: F	RW			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SYMBOL	RESV	RESV	RESV	LDO6_ON_VSEL
Default				Boot

Description

Bit 7-5 Reserved

Bit 4-0 LDO6_ON_VSEL: LDO6 active mode voltage select.

 $0.8V \sim 2.5V$, step=0.1V

00000: 0.8V 00001: 0.9V

•••••

10000: 2.4V 10001: 2.5V

the default value is set by boot.

• LDO6_SLP_VSEL_REG: LDO6 Sleep Mode Voltage Select

Address	s: 46H			Type: F	RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
SYMBOL	RESV	RESV	RESV		LD	O6_SLP_V	/SEL			
Default	0	0	0	0 0 0 0 0						

Description

Bit 7-5 Reserved

Bit 4-0 LDO6_SLP_VSEL: LDO6 SLEEP mode voltage select.

 $0.8V \sim 2.5V$, step=0.1V

00000: 0.8V 00001: 0.9V

.....

10000: 2.4V 10001: 2.5V

• LDO7_ON_VSEL_REG: LDO7 Active Mode Voltage Select

Address	s: 47H			Type: F	RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	RESV	RESV	LDO7_ON_VSEL					
Default		Boot							

Description

Bit 7-5 Reserved

Bit 4-0 LDO7_ON_VSEL: LDO7 active mode voltage select.

 $0.8V \sim 2.5V$, step=0.1V

00000: 0.8V 00001: 0.9V

....

10000: 2.4V 10001: 2.5V the default value is set by boot.

• LDO7_SLP_VSEL_REG: LDO7 Sleep Mode Voltage Select

Address	s: 48H			Type: F	RW					
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
SYMBOL	RESV	RESV	RESV	LDO7_SLP_VSEL						
Default	0	0	0	0	0	0	0	0		

Description

Bit 7-5 Reserved

Bit 4-0 LDO7_SLP_VSEL: LDO7 SLEEP mode voltage select.

 $0.8V \sim 2.5V$, step=0.1V

00000: 0.8V 00001: 0.9V

••••

10000: 2.4V 10001: 2.5V

• LDO8_ON_VSEL_REG: LDO8 Active Mode Voltage Select

		TOTAL REPORT OF TOTAL PORT OF THE PROPERTY OF										
Address	s: 49H			Type: F	RW							
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
SYMBOL	RESV	RESV	RESV		LDC	08_ON_VS	EL					
Default		Boot										

Description

Bit 7-5 Reserved

Bit 4-0 LDO8_ON_VSEL: LDO8 active mode voltage select.

 $1.8V \sim 3.4V$, step=0.1V

00000: 1.8V 00001: 1.9V

•••.

01110: 3.2V 01111: 3.3V 10000: 3.4V

the default value is set by boot.

• LDO8 SLP VSEL REG: LDO8 Sleep Mode Voltage Select

Address	s: 4AH			Type: F	RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SYMBOL	RESV	RESV	RESV		LDO	8_SLP_VS	SEL		
Default	0	0	0	0 0 0 0					

Description

Bit 7-5 Reserved

Bit 4-0 LDO8_SLP_VSEL: LDO8 SLEEP mode voltage select.

 $1.8V \sim 3.4V$, step=0.1V

00000: 1.8V 00001: 1.9V

••••

01110: 3.2V 01111: 3.3V 10000: 3.4V

DEVCTRL_REG : Device Control Register

	PITOTICE_KIO I POTICO CONCIOI KOJISCO										
Address	s: 4BH			Type: R\	N						
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
SYMBOL	RESV	RESV	_	PWRON_LP_OFF_TI ME		RESV	DEV_SL P	DEV_O FF			
Default	0	0	0	0	0	0	0	0			

Description

Bit 7-6 Reserved

Bit 5-4 PWRON_LP_OFF_TIME: PWRON long press turn off time:

00: 6s 01: 8s 10: 10s 11: 12s

Bit 3 DEV_OFF: Write 1 will start an ACTIVE to OFF or SLEEP to OFF device state transition (switch-off event). This bit is cleared in OFF state.

Bit 2 Reserved

Bit 1 DEV_SLP: Write 1 allows SLEEP device state (if DEV_OFF = 0 and DEV_OFF_RST = 0).

Write '0' will start a SLEEP to ACTIVE device state transition (wake-up event) (if DEV_OFF = 0 and DEV_OFF_RST = 0). This bit is cleared in OFF state.

Bit 0 DEV_OFF: Write 1 will start an ACTIVE to OFF or SLEEP to OFF device state transition (switch-off event). This bit is cleared in OFF state.

5.2.5 Interrupt Registers

• INT_STS_REG1 : Interrupt Status Register #1

Address	s: 4CH		Type: F	RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RTC_PERI OD_INT (Write 1 Clr)	RTC_ALA RM_INT (Write 1 Clr)	HOTDI E_INT (Write 1 Clr)	PWRON _LP_INT (Write 1 Clr)	PWRO N_INT (Write 1 Clr)	VB_LO _INT (Write 1 Clr)	VOUT_L O_INT (Write 1 Clr)
Default	0	0	0	0	0	0	0	0

Description

Bit 7 Reserved

- Bit 6 RTC_PERIOD_INT: RTC period event interrupt.
- Bit 5 RTC_ALARM_INT: RTC alarm event interrupt.
- Bit 4 HOTDIE_INT: Hot die event interrupt status.
- Bit 3 PWRON_LP_INT: PWRON PIN long press event interrupt status.
- Bit 2 PWRON_INT: PWRON event interrupt status.
- Bit 1 VB_LO_INT: Battery under voltage alarm event interrupt status.
- Bit 0 VOUT_LO_INT: VOUT under voltage alarm event interrupt status

Note: 1: Interrupt asserted, write "1" to clear

0: No interrupt

INT_MSK_REG1: Interrupt Mask Register #1

Address	s: 4DH			Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RTC_PE RIOD IM	RTC_AL ARM IM	HOTDIE_ IM	PWRON LP IM	PWRON IM	VB_LO_I M	VOUT_ LO IM
Default	0	0	0	0	0	0	0	0

Description

Bit / Reserved	Bit 7	Reserved
----------------	-------	----------

- Bit 6 RTC_PERIOD_INT: RTC period event interrupt mask.
- Bit 5 RTC_ALARM_INT: RTC alarm event interrupt mask.
- Bit 4 HOTDIE INT: Hot die event interrupt status mask.
- Bit 3 PWRON_LP_INT: PWRON PIN long press event interrupt status mask.
- Bit 2 PWRON INT: PWRON event interrupt status mask.
- Bit 1 VB_LO_INT: Battery under voltage alarm event interrupt status mask.
- Bit 0 VOUT LO IM: Vout under voltage alarm event interrupt status mask

Note: 1: Mask the specified interrupt

0: Do not mask the specified interrupt

• INT_STS_REG2 : Interrupt Status Register #2

Address	s: 4EH			Type: R\	V			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RESV	RESV	PLUG_OU T_INT (Write 1 Clr)	PLUG_I N_INT (Write 1 Clr)
Default	0	0	0	0	0	0	0	0

Description

Bit 1 PLUG_OUT_INT: charger plug out event interrupt(PLUG_IN_STS falling edge

interrupt)

Bit 0 PLUG_IN_INT: charger plug in event interrupt(PLUG_IN_STS rising edge

interrupt)

Note: Write "1" to clear.

• INT_STS_MSK_REG2 : Interrupt Status Register #2

Addres	ss: 4FH			Type: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RESV	RESV	PLUG_OU T_INT_IM	PLUG_IN _INT_IM
Default	0	0	0	0	0	0	0	0

Description

Bit 7-2 Reserved

Bit 1 PLUG_OUT_INT_IM: Charger plug out event interrupt mask.

1: Mask the interrupt

0: Do not mask the interrupt

Bit 0 PLUG_IN_INT_IM: Charger plug in event interrupt mask

1: Mask the interrupt

0: Do not mask the interrupt

• IO_POL_REG : IO Polarity Register

Address	s: 50H			Type: F	RW			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RESV	DVS2_POL	DVS1_POL	INT_POL
Default	0	0	0	0	0	1	1	0

Description

Bit 7-3 Reserved

Bit 2 DVS2_POL: DVS2 pin polarity

0: active low 1: active high

Bit 1 DVS1_POL: DVS1 pin polarity

0: active low1: active high

Bit 0 INT_POL: INT pin polarity

0: active low 1: active high

• DCDC_ILMAX_REG: DCDC max inductor current Register

Address	s: 90H			Type: F	RW			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BUCK4_	ILMAX	BUCK	JCK3_ILMAX		K2_ILMAX	BUCK1_I	LMAX
Default	0	1	0	1	0	1	0	1

Description

Bit 7-6 BUCK4_ILMAX: BUCK4 max inductor current

00:2A 01:2.5A 10:3A 11:3.5A

Bit 5-4 BUCK3_ILMAX: BUCK4 max inductor current

00:2A 01:2.5A 10:3A 11:3.5A

Bit 3-2 BUCK2_ILMAX: BUCK4 max inductor current 00:4.5A 01: 5A 10:5.5A 11:6A

Bit 1-0 BUCK1_ILMAX: BUCK4 max inductor current 00:4.5A 01: 5A 10:5.5A 11:6A

Chapter 6 Thermal Management

6.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature of RK808 has to be below 125°C.

Depending on the thermal mechanical design (Smartphone, Tablet, Personal Navigation Device, etc), the system thermal management software and worst case thermal applications, the junction temperature might be exposed to higher values than those specified above.

Therefore, it is recommended to perform thermal simulations at device level (Smartphone, Tablet, Personal Navigation Device, etc) with the measured power of the worst case UC of the device.

6.2 Package Thermal Characteristics

Table 6-1 provides the thermal resistance characteristics for the package used on this device.

Table 6-1 Thermal Resistance Characteristics

PACKAGE (QFN68)	POWER(W)	$ heta_{JA}(^{\circ}C/W)$	$ heta_{JB}(^{\circ}C/W)$	$\theta_{JC}(^{\circ}C/W)$
RK808	2	21.99	N/A	6.58

Note: The testing PCB is based on 2 layers, 114mm x 76 mm, 1.6 mm Thickness, Ambient temperature is $85\,^{\circ}$ C.