



正基科技股份有限公司

SPECIFICATION

SPEC. NO.:		REV: _	1.3
DATE:	04.26. 2013	<u>~</u>	
PRODUCT	NAME:	AP6441	-

	APPROVED	CHECKED	PREPARED	DCC ISSUE
NAME				



AMPAK

AP6441

WiFi 11a/b/g/n +Bluetooth 4.0 +NFC SIP Module Spec Sheet



Revision History

Date	Revision Content	Revised By	Version
2012/10/18	- Initial released	Brian	1.0
2012/12/18	- Pin definition modify	Joe	1.1
2013/01/23	- Pin definition modify	Joe	1.2
2013/04/26	- Specification modify	Joe	1.3
		. 6	10





Contents

1.	Introduction	3
2.	Features	4
3.	Deliverables	5
	3.1 Deliverables	5
	3.2 Regulatory certifications	5
4.	General Specification	6
	4.1 General Specification	6
	4.2 Voltages	6
	4.2.1 Absolute Maximum Ratings	6
	4.2.2 Recommended Operating Rating	6
	The module requires two power supplies: VBAT and VDDIO	6
5.	WiFi RF Specification	7
	5.1 2.4GHz & 5GHz RF Specification	7
6.	Bluetooth Specification	9
	6.1 Bluetooth Specification	9
7.	Pin Assignments	
	7.1 Pin Outline	
	7.2 Pin Definition	10
8.	Dimensions	12
	8.1 Physical Dimensions	
	8.2 Layout Recommendation	13
9.	External clock reference	14
	9.1 SDIO Pin Description	14
10	. Host Interface Timing Diagram	15
	10.1 Power-up Sequence Timing Diagram	15
	10.2 SDIO Default Mode Timing Diagram	17
	10.3 SDIO High Speed Mode Timing Diagram	18
	10.4 BSC (I2C-Compatible)	18
	The BSC timing waveform is shown in	19
11	. Recommended Reflow Profile	20
12	. Package Information	21
	12.1Label	21
La	ıbel C→ Inner box label	21
La	ıbel D→ Carton box label	21
	12.2 Dimension	22
	12.3 MSL Level / Storage Condition	24



1. Introduction

AMPAK Technology would like to announce a low-cost and low-power consumption module, with integrated dual band (2.4GHz/5GHz) IEEE 802.11 a/b/g and single-stream IEEE 802.11n MAC/baseband/radio and Bluetooth 4.0. It also integrates a low power NFC controller.

The integrated module provides SDIO V2.0 Host interface for Wi-Fi, high-speed UART is provided for the Bluetooth Host interface. Separate independent interface I2C for NFC are also provided.

This compact module is a total solution for a combination of WiFi dual mode + BT4.0 + NFC technologies. The module is specifically developed for mobiles, tablets or handheld wireless system devices.



2. Features

IEEE 802.11x Key Features

- Dual-band 2.4GHz/5GHz 802.11a/b/g/n.
- Single-stream IEEE 802.11n support for 20MHz and 40MHz channels provides PHY layer rates up to 150Mbps.
- WLAN host interface options: SDIO v2.0 up to 50 MHz clock rate
- Support a single antenna shared between WLAN and Bluetooth.
- Security: WEP, WPS, WPA, WPA2, WMM, WAPI, AES,...

Bluetooth Features


- Bluetooth V4.0(BLE) Low Energy with provisions for supporting future specifications.
- Bluetooth Class1 or Class2 transmitter operation.
- BT host digital interface UART(up to 4 Mbps) with support all Bluetooth4.0 package types
- Multipoint operation with up to seven active ACL links, three active SCO and eSCO connections.
- Full support for power savings modes (standard sniff, deep sleep modes)
- ECI enhanced coexistence support, ability to coordinate BT SCO transmissions around WLAN receives

NFC Features

- Reader/Writer (R/W) mode
- Active and Passive Peer-to-Peer (P2P) mode
- Tag/card Emulation mode with supports dual Single Wire Protocol (SWP) interfaces for SWP_0/SWP_1 dual UICC SIM card.



A simplified block diagram of the module is depicted in the figure below.



3. Deliverables

3.1 Deliverables

The following products and software will be part of the product.

- Module with packaging
- **Evaluation Kits**
- Software utility for integration, performance test.
- Product Datasheet.
- Agency certified pre-tested report with the adapter board.

3.2 Regulatory certifications

The product delivery is a pre-tested module, without the module level certification. For module approval, the platform's antennas are required for the certification.



4. General Specification

4.1 General Specification

Model Name	AP6441		
Product Description	Supports Wi-Fi dual mode /Bluetooth/NFC		
Dimension	L x W x H: 12.0 x 12.0 x 1.5 (typical) mm		
WiFi Interface	SDIOV2.0 (4bit/1bit)		
BT Interface	UART/ PCM		
NFC Interface	I2C		
Operating temperature	-30°C to 85°C		
Storage temperature	-40°C to 85°C		
Humidity	Operating Humidity 10% to 95% Non-Condensing		

4.2 Voltages

4.2.1 Absolute Maximum Ratings

Symbol	Description M		Max.	Unit
VBAT	Input supply Voltage		5	V
VDDIO	Digital/Bluetooth/SDIO/ I/O Voltage		3.6	V

4.2.2 Recommended Operating Rating

The module requires two power supplies: VBAT and VDDIO.

	Min.	Тур.	Max.	Unit
Operating Temperature	-30	25	85	deg.C
VBAT	3.0	3.6	4.8	V
VDDIO	1.6	3.3	3.4	V



5. WiFi RF Specification

5.1 2.4GHz & 5GHz RF Specification

Conditions: VBAT=3.6V; VDDIO=3.3V; Temp:25°C

Feature	Description		
WLAN Standard	IEEE 802.11a/b/g/n, WiFi compliant		
Frequency Range	2.400 GHz ~ 2.497 GHz (2.4 GHz ISM Band)		
Trequency realige	4.900 GHz ~ 5.845 GHz (5.0 GHz ISM Band)		
Number of Channels	2.4GHz: Ch1 ~ Ch14		
Number of Chamileis	5.0GHz: Please see the table ¹		
	802.11a : OFDM /64-QAM,16-QAM, QPSK, BPSK		
Modulation	802.11b: DQPSK, DBPSK, CCK		
	802.11 g/n : OFDM /64-QAM,16-QAM, QPSK, BPSK		
	802.11a /54Mbps : 13 dBm ± 1.5 dB @ EVM ≤ -25dB		
Output Power	802.11b /11Mbps : 16 dBm \pm 1.5 dB @ EVM \leq -9dB		
Output i owei	802.11g /54Mbps : 15 dBm ± 1.5 dB @ EVM ≤ -25dB		
10.00	802.11n /65Mbps : 14 dBm ± 1.5 dB @ EVM ≤ -28dB		
	- MCS=0 PER @ -88 dBm, typical		
Ref D	- MCS=1 PER @ -84 dBm, typical		
Deceive Constitute	- MCS=2 PER @ -82 dBm, typical		
Receive Sensitivity	- MCS=3 PER @ -80 dBm, typical		
(11n,20MHz) @10% PER	- MCS=4 PER @ -77 dBm, typical		
@1070 F LIX	- MCS=5 PER @ -74dBm, typical		
200	- MCS=6 PER @ -72 dBm, typical		
	- MCS=7 PER @ -70 dBm, typical		
	- MCS=0 PER @ -87 dBm, typical		
	- MCS=1 PER @ -83 dBm, typical		
D	- MCS=2 PER @ -81 dBm, typical		
Receive Sensitivity	- MCS=3 PER @ -79 dBm, typical		
(11n,40MHz)	- MCS=4 PER @ -77 dBm, typical		
@10% PER	- MCS=5 PER @ -76 dBm, typical		
	- MCS=6 PER @ -71 dBm, typical		
	- MCS=7 PER @ -69 dBm, typical		
D	- 6Mbps PER @ -89 dBm, typical		
Receive Sensitivity (11g)	- 9Mbps PER @ -88 dBm, typical		
@10% PER	- 12Mbps PER @ -86 dBm, typical		





	- 18Mbps PER @ -84 dBm, typical			
	- 24Mbps PER @ -82 dBm, typical			
	- 36Mbps PER @ -78 dBm, typical			
	- 48Mbps PER @ -75 dBm, typical			
	- 54Mbps PER @ -72 dBm, typical			
	- 1Mbps PER @ -95 dBm, typical			
Receive Sensitivity (11b)	- 2Mbps PER @ -94 dBm, typical			
@8% PER	- 5.5Mbps PER @ -90 dBm, typical			
	- 11Mbps PER @ -87 dBm, typical			
	- 6Mbps PER @ -88 dBm, typical			
	- 9Mbps PER @ -86 dBm, typical			
	- 12Mbps PER @ -84 dBm, typical			
Receive Sensitivity (11a)	- 18Mbps PER @ -82 dBm, typical			
@10% PER	- 24Mbps PER @ -80 dBm, typical			
A 7	- 36Mbps PER @ -78 dBm, typical			
	- 48Mbps PER @ -75 dBm, typical			
	- 54Mbps PER @ -72 dBm, typical			
Maximum Input Loval	802.11b : -10 dBm			
Maximum Input Level	802.11a/g/n : -20 dBm			
Antenna Reference	Small antennas with 0~2 dBi peak gain			

¹5GHz Channel table

Band (GHz)	Operating Channel Numbers	Channel center frequencies(MHz)
	36	5180
5.15GHz~5.25GHz	40	5200
5.15GHZ~5.25GHZ	44	5220
	48	5240
- 10	52	5260
5.25GHz~5.35GHz	56	5280
5.25GHZ~5.55GHZ	60	5300
10. 10.	64	5320
- W	100	5500
	104	5520
	108	5540
	112	5560
	116	5580
5.5GHz~5.7GHz	120	5600
	124	5620
	128	5640
	132	5660
	136	5680
	140	5700
	149	5745
5.725GHz~5.825GHz	153	5765
3.723GHZ~3.023GHZ	157	5785
	161	5805



6. Bluetooth Specification

6.1 Bluetooth Specification

Conditions: VBAT=3.6V; VDDIO=3.3V; Temp:25°C


Feature Description			
General Specification	4		
Bluetooth Standard	Bluetooth V4.0 c	of 1, 2 and 3 Mbps	F/>
Host Interface	UART	6.7	10
Antenna Reference	Small antennas	with 0~2 dBi peak	gain
Frequency Band	2.400 GHz ~ 24	83.5 GHz	
Number of Channels	79 channels	01.	
Modulation	FHSS, GFSK, DPSK, DQPSK		
RF Specification			
	Min.	Typical.	Max.
Output Power (Class 1.5)	N. 11.	10 dBm	
Output Power (Class 2)	1.11	2 dBm	
Sensitivity @ BER=0.1% for GFSK (1Mbps)	10.	-86 dBm	
Sensitivity @ BER=0.01% for π/4-DQPSK (2Mbps)	P	-86 dBm	
Sensitivity @ BER=0.01% for 8DPSK (3Mbps)		-80 dBm	
	GFSK (1Mbps):-	-20dBm	
Maximum Input Level	π/4-DQPSK (2M	lbps) :-20dBm	
	8DPSK (3Mbps)	:-20dBm	



7. Pin Assignments

7.1 Pin Outline





7.2 Pin Definition

NO	Name	Туре	Description
1	GND	4	Ground connections
2	WL_BT_ANT	I/O	RF I/O port
3	GND	_	Ground connections
4	NC	_	Floating (Don't connected to ground)
5	N_WAKE	I	HOST wake-up NFC device
6	BT_WAKE	I	HOST wake-up Bluetooth device
7	BT_HOST_WAKE	0	Bluetooth device to wake-up HOST
8	N_HOST_WAKE	0	NFC device to wake-up HOST
9	VBAT	Р	Main power voltage source input
10	XTAL_IN	I	XTAL oscillator input
11	XTAL_OUT	0	XTAL oscillator output
12	WL_REG_ON	I	Internal regulators power enable/disable
13	WL_HOST_WAKE	0	WLAN to wake-up HOST





14	SDIO_DATA_2	I/O	SDIO data line 2
15	SDIO_DATA_3	I/O	SDIO data line 3
16	SDIO_DATA_CMD	I/O	SDIO command line
17	SDIO_DATA_CLK	I/O	SDIO clock line
18	SDIO DATA 0	I/O	SDIO data line 0
19	SDIO DATA 1	I/O	SDIO data line 1
20	GND	_	Ground connections
21	VIN LDO OUT	Р	Internal Buck voltage generation pin
22	VDDIO	Р	I/O Voltage supply input
23	VIN_LDO	Р	Internal Buck voltage generation pin
24	LPO	1	Low power oscillator clock input (32.768KHz)
25	PCM_OUT	I/O	PCM Data output
26	PCM_CLK	I/O	PCM clock
27	PCM_IN	I/O	PCM data input
28	PCM_SYNC	I/O	PCM sync signal
29	EE_I2C_SDA	I/O	1.8V EEPROM I2C data line
30	EE_I2C_SCL	I/O	1.8V EEPROM I2C clock line
31	GND		Ground connections
32	NC	ì	Floating (Don't connected to ground)
33	GND	-	Ground connections
34	BT_RST_N	P	Low asserting reset for Bluetooth core
35	N_I2C_SDA	E	BSC Serial Data Line
36	GND	P	Ground connections
37	N_I2C_SCL	1	BSC Serial Clock
38	N_REG_PU	D	NFC Internal regulators power enable/disable
39	TX2	0	NFC Tx coil output 2
40	TX1	0	NFC Tx coil output 1
41	UART_RTS_N	0	Bluetooth UART interface
42	UART_TXD	0	Bluetooth UART interface
43	UART_RXD	I	Bluetooth UART interface
44	UART_CTS_N	I	Bluetooth UART interface
45	TP1	I/O	NFC_VDDSWPIO(SWP I/O)
		_	NEO VERONER CUTTUROS ()
46	TP2	0	NFC_VDDSWP_OUT(UICC support out)



8. Dimensions

8.1 Physical Dimensions








8.2 Layout Recommendation

(Unit: mm)

< TOP VIEW >





External clock reference

External LPO signal characteristics

Parameter	Specification	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	±30	ppm
Duty cycle	30 - 70	%
Input signal amplitude	400 to 1800	mV, p-p
Signal type	Square-wave	
Input impedance	>100k	Ω
Input impedance	<5	pF
Clock jitter (integrated over 300Hz – 15KHz)	<1	Hz
Output high voltage	0.7Vio - Vio	V

9.1 SDIO Pin Description

The module supports SDIO version 2.0 for 4-bit modes (100 Mbps), and high speed 4-bit (50 MHz clocks – 200 Mbps). It has the ability to stop the SDIO clock and map the interrupt signal into a GPIO pin. This 'out-of-band' interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force the control of the gated clocks from within the WLAN chip is also provided.

- Function 0 Standard SDIO function (Max BlockSize / ByteCount = 32B)
- Function 1 Backplane Function to access the internal System On Chip (SOC) address space (Max BlockSize / ByteCount = 64B)
- Function 2 WLAN Function for efficient WLAN packet transfer through DMA (Max BlockSize/ByteCount=512B)

SDIO Pin Description

SD 4-Bit Mode			
DATA0	Data Line 0		
DATA1	Data Line 1 or Interrupt		
DATA2	Data Line 2 or Read Wait		
DATA3	Data Line 3		
CLK	Clock		
CMD	Command Line		




Host Interface Timing Diagram

10.1 Power-up Sequence Timing Diagram

The module has signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN and internal regulator blocks. These signals are described below.


Additionally, diagrams are provided to indicate proper sequencing of the signals for carious operating states. The timing value indicated are minimum required values: longer delays are also acceptable.

- WL REG ON: Used by the PMU to power up the WLAN section. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset.
- BT RST N: Low asserting reset for Bluetooth only. This pin has no effect on WLAN and does not control any PMU functions. This pin must be driven high or low (not left floating).




WLAN=ON, Bluetooth=ON






WLAN=OFF, Bluetooth=OFF




WLAN=ON, Bluetooth=OFF




WLAN=OFF, Bluetooth=ON





NFC ON

10.2 SDIO Default Mode Timing Diagram




Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are refferred to mini	imum VIH and	d maximum VI	L ^b)		
Frequency-Data Transfer mode	fPP	0	-	25	MHz
Frequency-Identification mode	fOD	0	-	400	kHz
Clock low time	tWL	10	-	-	ns
Clock high time	tWH	10	-	-	ns
Clock rise time	tTLH	-	-	10	ns
Clock low time	tTHL	-	-	10	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup time	tISU	5	-	-	ns
Input hold time	tIH	5	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time - Data Transfer mode	tODLY	0	-	14	ns
Output delay time - Identification mode	tODLY	0	-	50	ns

a. Timing is based on CL ≤ 40pF load on CMD and Data.

b. min(Vih) = 0.7 x VDDIO and max(ViI) = 0.2 x VDDIO.



10.3 SDIO High Speed Mode Timing Diagram



Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are refferred to min	imum VIH and	d maximum VI	L ^b)		
Frequency-Data Transfer mode	fPP	0	-	50	MHz
Frequency-Identification mode	fOD	0	-	400	kHz
Clock low time	tWL	7	-	-	ns
Clock high time	tWH	7	-	-	ns
Clock rise time	tTLH	-	-	3	ns
Clock low time	tTHL	-	-	3	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup time	tISU	6	-	-	ns
Input hold time	tlH	2	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time - Data Transfer mode	tODLY	-	-	14	ns
Output hold time	tOH	2.5	-	-	ns
Total system capacitance (each line)	CL	-	-	40	pF

a. Timing is based on CL \leq 40pF load on CMD and Data.

10.4 BSC (I2C-Compatible)

Following are the main features of the BSC host interface:


- Slave mode
- Low-speed mode (100 kbps), fast mode (400 kbps), and high-speed mode (3.4 Mbps) upported. Due topractical constraints imposed by parasitic capacitance and pull-up resistor values, especially in a multidrop system, recommend that this be limited to 1.7 Mbps.
- 7-bit or 10-bit addressing mode; default boot-up of fixed 10-bit address (0x1FA), thereafter configurable to 7-bit or 10-bit addresses

b. $min(Vih) = 0.7 \times VDDIO$ and $max(Vil) = 0.2 \times VDDIO$.




- Dedicated TX and RX FIFOs, 272 bytes each.
- Digital deglitching filter implemented. Uses simple majority of 3 and will filter spikes up to 42 ns.
- High-speed reference not required for operation. (Certain accesses in sleep mode will initiate the wakeup function.)

The BSC timing waveform is shown in



I2C Timing Waveform

NFC HOST WAKE is an output signal from the Module to the host that it wishes to communicate. The timing diagram shows NFC_HOST_WAKE as active high. The NFC_HOST_WAKE signal stays high until after the first byte has been read by the host.




N HOST WAKE Timing Waveform



11. Recommended Reflow Profile

Referred to IPC/JEDEC standard.

Peak Temperature: <250°C Number of Times : ≤2 times





12. Package Information

12.1Label

Label A→ Anti-static and humidity notice



Label B→ MSL caution / Storage Condition

(Caution This bag contains MOISTURE-SENSITIVE DEVICES
1.	Calculated shelf life in sealed bag: 12 months at <40°C and <90% relative humidity (RH)
2.	Peak package body temperature:*C*C
3.	After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be
	a) Mounted within: hours of factory conditions 1 thank, see adjacent bar code label ≤30°C/60% RH, or
	b) Stored per J-STD-033
4.	Devices require bake, before mounting, if:
	 a) Humidity Indicator Card reads >10% for level 2a - 5a devices or >60% for level 2 devices when read at 23 ± 5°C
	b) 3a or 3b are not met
5.	If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure
Ba	g Seal Date: # blank, see adjacent bar code label
	Note: Level and body temperature defined by IPC/JEDEC J-STD-020

Label C→ Inner box label.


Model: P/N: 99P-W01-0048R Qty: Date Code :

Label D→ Carton box label.







12.2 Dimension



W	24.00±0.30
A0	12.30±0.10
ВО	12.30±0.10
K0	1.80±0.10
Е	1.75±0.10
F	11.50±0.10
P0	4.00±0.10
P1	16.00±0.10
P2	2.00±0.10
DO	1.50 +0.10
D1	Ø1.50MIN


- 1. 10 sprocket hole pitch cumulative tolerance ± 0.20 .
- 2. Carrier camber is within 1 mm in 250 mm.
- 3. Material: Black Conductive Polystyrene Alloy.
- 4. All dimensions meet EIA-481-D requirements.
- 5. Thickness: 0.30±0.05mm.
- 6. Packing length per 22" reel: 98.5 Meters.(1:3)
- 7. Component load per 13" reel: 1500 pcs.













12.3 MSL Level / Storage Condition

LEVEL
Caution 1
This bag contains 4
MOISTURE-SENSITIVE DEVICES
Do not open except under controlled conditions
1. Calculated shelf life in sealed bag: 12 months at< 40° and
< 90% relative humidity(RH)
225°C 240°C 250°C 260°C
2. Peak package body temperature:
 After bag is opened, devices that will be subjected to reflow solder or other high temperature process must a) Mounted within: 48 hours of factory conditions <30°C/60% RH, OR b) Stored at <10% RH
 Devices require bake, before mounting, if: a)Humidity Indicator Card is>10%when read at 23±5℃ b)3a or 3b not met
5. If baking is required, devices may be baked for 24 hours at 125±5℃
Note: If device containers cannot be subjected to high temperature or shorter bake times are desired, reference IPC/JEDEC J-STD-033 for bake procedure
Bag Seal Date: See-SEAL DATELABEL
Note:Level and body temperature defined by IPC/JEDED J-STD-020

※NOTE: Accumulated baking time should not exceed 96hrs