

Frankie

TEAM 3V

Maura Coriale Ben Gothard Matthew Lyons Joy Stockwell



Executive Summary	2
Introduction	3
Instruction Set Design	
Implementation	
Testing	•
Performance	7
Conclusion	ş



Executive Summary

Over the course of seven weeks, student teams from Rose-Hulman Institute of Technology's Computer Architecture course worked to create unique computer processing units of their own design, using their own instruction set architectures, register transfer language, control states, and data paths to demonstrate their understanding of low-level programming, programming and hardware interaction, and assembly programming.

This team, consisting of four sophomore Computer Science majors, Maura Coriale, Ben Gothard, Matthew Lyons, and Joy Stockwell, worked to create a "Frankenstein's Monster" type architecture, nicknamed Frankie. Consisting of a blend of accumulator, stack, and load-store architectures, the Frankie processor uses two accumulators, dubbed Mary and Shelley in documentation, along with a stack and some registers, to accomplish all computations necessary.

After designing an instruction set, including twenty-five basic mnemonics, many of which containing variants determined by the flagbit accompanying the OP code, the team worked to create a register transfer language and finite state machine for the processor. The team then implemented in Verilog each component needed in the datapath, including the memory block, registers, ALU, and control unit. Finally, all the components were integrated step-by-step, with accompanying tests for each new iteration of the datapath. Final tests were used to debug errors in the datapath and instruction set, and the team conducted performance tests to verify results and make final improvements.



Introduction

This processor, created by the team mentioned above, constructed their processor, nicknamed Frankie, top-down and implemented it in Verilog.

Frankie started as a purely accumulator-based architecture, featuring one accumulator (mary). It quickly evolved to include a stack, and later another, secondary accumulator (shelley) that could swap values with the main. After team members established a rough idea of how the processor would work overall, the first step in the development process was the formulation of the instruction set. It includes twenty-four basic mnemonics, many of which containing variants determined by a flagbit accompanying the OP code. The team then worked to create a register transfer language and finite state machine for the processor. From this, a "shopping list" of necessary components was assembled. The team proceeded to implemented each component: registers, a memory block, an ALU, and a control unit. Finally, all the components were integrated step-by-step, with accompanying tests for each new iteration of the datapath. Final tests consisted of entire instructions and short programs. The team used these to debug the datapath and instruction set. They also conducted tests using their own implementation of the Euclidean algorithm to make final improvements and collect performance data.



Instruction Set Design

The team began the process of creating the instruction set architecture with a mostly accumulator-based CPU that had some facets of stack. They then began brainstorming together about commands and instruction types, as well as deciding conventions for procedure calls, instruction layouts, etc. (The design document contains more detail about these.) They also began writing a first draft of the Euclid's method program using their instructions and current syntax. Matthew began writing code snippets as well. However, there did not seem to be a way to keep track of more than three variables. This exposed the need for two accumulators, an idea proposed by Ben. Maura proposed that a user specify a flagbit that determined whether the instruction would affect the backup accumulator or not. This was later changed to the @ symbol, which the assembler (written by Ben) converted to a bit in the machine code.

Team members then divided the list of instructions into quarters and each wrote RTL for one quarter of the instructions. They decided as a group to make a multicycle datapath. They tested the RTL by recording the state of the machine before and after each step in the RTL and making sure that the beginning and ending states were appropriate. This included establishing control bits. After reviewing these together, team members worked together to assemble a list of parts that would be necessary to support the instructions.

After more progress had been made into implementation, Joy diagramed the datapath. She checked the RTL again by tracing the part of the datapath that each instruction used and writing the control bits in the appropriate places. By changing when the control bits updated, bugs were eliminated, but no major changes were made to the instructions.



Implementation

Implementation began with Ben, Maura, and Matthew each implementing a component of Frankie individually. Joy researched I/O and reported findings back to the group. It was decided that input would be handled with interrupts, while output would be automatic. Ben, Matthew, and Joy then began integrating the individual components, while Maura worked on the control unit.

At first, Ben, Matthew, and Joy tried to integrate in an "onion" way: implementing the memory, then testing it in conjunction with the registers that gave it input and output, then testing those with the components that connected to them, etc. However, they quickly discovered that it was faster to each integrate and test a "block" of the datapath themselves and then integrate them so that they could work individually. Ben took charge of memory and the instruction register, Matthew of the ALU, mary, shelley, ra, ALUOUT, and comp, and Joy of pc and sp. Matthew and Joy then worked on integrating these blocks with each other and control. Ben and Matthew worked together to implement memory-mapped I/O, then added interrupts.



Xilinx Model

Frankie was implemented targeting the Spartan3E family, device xc3s500e, package fg320, speed grade -4. The version of Xilinx used was the ISE design suite 14.7 for Windows.

This model exactly implemented the datapaths brainstormed by the team and drawn up by Joy using Verilog code and the existing components. Pieces were integrated together, as mentioned before, to create a fully-functional, multi-cycle processor.

Each part of the model was adequately tested, as noted below, both before and after being integrated into the final model.



Testing

Unit Testing

Each individual component was unit tested. The control unit, for example, was comprehensively tested with each possible combination of OPCODE and flagbit combinations to ensure that it worked for any situation that could arise. Others, like the PC and SP block, were not tested the same way, since they do very similar things for most instructions, and were tested for the various cases, not every single possible input.

Integration Testing

Joy tested the pc and sp blocks by manually setting the control bit for their muxes and checking that the values output by the pc and sp registers were correct on the waveform. (The test file's name is pc_block_tb2.v due to a merge conflict; the other test file has since been deleted.) She tested the integration of the pc, sp, and memory blocks by manually loading values into memory and checking that the proper values were output. She checked both right after writing them and later, going backward through memory this time.

Full Processor Testing

Joy, Ben, and Matthew tested Frankie as a whole by testing each type of instruction. They converted short programs into machine code and loaded them into memory. They ran the programs, then checked that the waveform displayed both the correct output and the expected values at each step in the RTL of instructions of interest. If they encountered a problem, they manually inspected the machine code as well as their Verilog.

They tested Euclid's algorithm by loading it into Frankie's memory. (Not all numbers tested are present in the testbench; the one in the testbench was backspaced and retyped for brevity's



sake.) The testbench was run with 5, 10, 3030, and 5040, among other numbers, checking the output of each against a known value.



Performance

- 1. The gcd and relPrime functions are implemented in 31 instructions (combined, not each). Instructions are two bytes long. Thus, they take up 62 bytes. Our "main" is relPrime, so we have no other instructions.
- 2. 61286 instructions are required to execute relPrime with n = 5040.
- 3. 214466 cycles are required to execute relPrime with n = 5040.
- 4. The average CPI was 3.4994.
- 5. The cycle time is 9.247 ns = 108.143 MHz.
- 6. The total execution time is 2.2634 ms.
- 7. N/A
- 8. Device utilization summary is as follows:

Selected Device: 3s500efg320-4

```
      Number of Slices:
      7125 out of 4656 153% (*)

      Number of Slice Flip Flops:
      8457 out of 9312 90%

      Number of 4 input LUTs:
      5467 out of 9312 58%

      Number of IOs:
      34

      Number of bonded IOBs:
      34 out of 232 14%

      Number of GCLKs:
      1 out of 24 4%
```



Conclusion

Team members take away a great deal of valuable experience from the creation of Frankie. Unlike many CS students, they have an appreciation that the limitations that hardware imposes on programs are not arbitrary. Instead, they are the result of carefully calculated tradeoffs, which the team now has experience making for themselves. They have experience implementing and testing modules in Verilog, as well as working directly with machine code. They created diagrams, tables, and documentation, which can be viewed in the design document. These both helped them communicate with each other and allowed them to practice preparing to communicate with future users and/or editors of their code. Finally, team members gained valuable insight into the importance of communication and how to make decisions as a group.

TEAM 3V

Maura Coriale
Ben Gothard
Matthew Lyons
Joy Stockwell

"Frankie"

CSSE232-02

Processor Design Document



In loving memory of all the trees killed in the printing of this document

Table of Contents:

Meet "Frankie"	2
How to Use Frankie	3
Recent Changes	4
Instructions:	5
The "Clerval" Instruction Set Architecture	6
Writing an Instruction	7
Procedure calling conventions	8
Converting an Instruction to Machine Code	9
Instructions Overview	10
RTL Table	12
1/0:	13
I/O Implementation	14
I/O Diagram	15
Hardware:	16
Register file	17
Shopping List	18
Hardware Implementation	20
Datapath Diagram	22
Control:	23
Control Unit	24
Control Unit Testing	25
Control Signals	26
State Diagram	28
Integration:	29
Integration Testing Overview	30
Integration Test Breakdown	31
System Tests	32
Performance:	33
Appendices:	34
Appendix A: Detailed Instructions Reference	35
Appendix B: Assembly Code Fragments	47
Appendix C: Euclid's Algorithm	52
Appendix D: RTL Reference by Instruction	54
Appendix E: RTL Tests	63
Appendix F: Control Unit Finite State Machine	68

Meet "Frankie"

Our processor is named Frankie, in reference to Frankenstein's monster. It is primarily accumulator-based, with parts taken from both stack and load-store architecture.

Its main feature is its two accumulators: a main accumulator ("Mary") and a secondary accumulator ("Shelley"). All commands dealing with immediates are handled by Mary. Many commands also have an option of acting on the two accumulators instead; for example, an "aadd" (accumulator add) command could either add an immediate to Mary, or it could add the value in Shelley to Mary. This relationship between the main and secondary accumulators is fundamental to the architecture's design.

How to Use Frankie

In order to load a custom program into Frankie, you must first convert the desired program into machine code using the "lightning" assembler located in the implementation directory. You can run the assembler by running the following command in the command prompt:

> python lightning.py -f assembly_program.txt
which will output a machine code file titled assembly_program.mem.

(Note: you can replace "assembly_program" with the actual name of your program, just make sure to use the same name when changing mem.v later on)

You then copy the file into the the project's work directory. After

You then copy the file into the the project's work directory. After doing this, you need to modify line 26 in mem.v in the Frankie directory to read: \$readmemb("assembly program.mem", main memory);

Recent Changes

- Updated State Diagram: color-coded, updated and condensed finite state machine representation
- Updated I/O, included diagram in I/O section showing the hardware implementation of Memory-mapped I/O
- Updated document to match the Finite State machine, got rid of outdated and inaccurate "States for Each Instruction Type"

Instructions:



The "Clerval" Instruction Set Architecture

in loving memory of Henry Clerval

There is only one instruction format. It is arranged as follows: 1 flag bit at the start

This determines whether the instruction will operate on an immediate or on the two accumulators.

If the flag bit is a 0, the command takes an immediate. If the flag bit is a 1, the command operates on the two accumulators.

Example:

aadd 0 10 adds 10 to Mary.

aadd 1 adds the value in Shelley to Mary.

5 bit op code

This determines which instruction is performed.

8 bit immediate

This is always a signed number in two's complement form and will be implicitly sign-extended if it is less than 8 bits.

2 unused bits

These bits are necessary to make the instruction take up a full two bytes, but they do nothing, and whether they are 0 or 1 has no effect on the instruction itself.

Writing an Instruction

All instruction names are 4 characters long. Let "mnem" be the instruction mnemonic and "i" be the immediate; all instructions with flag bit 0 would be written out like the following:

mnem i

For example, say the user wants to add the immediate value 6 to Mary, the main accumulator. This instruction would be written as follows:

aadd 6

To set the flag bit to 1, an @ is appended to the end of the mnemonic, like so:

aadd@

This would perform the alternate add instruction, which adds the value of Shelley to Mary.

In cases where the flag bit has no effect, either a 0 or 1 will suffice. In cases where the immediate has no effect, any value will do.

If the flag bit is left blank, it is assumed to be 1. If the immediate is left blank, it is assumed to be 0. The mnemonic, of course, cannot be left blank.

Procedure calling conventions

- When a procedure is called, if the caller requires a backup of the current accumulator values, it is responsible for calling bkac to put them on the stack. It is assumed that the callee is free to overwrite the accumulator values in whatever ways it wishes.
- When a procedure is called, the caller is responsible for backing up the return address register with bkra. The callee is free to overwrite the return address register; it is assumed to be backed up already.
- The first argument to a procedure goes into Mary. The second argument goes into Shelley. Any additional arguments should be put onto the stack after the return address has been backed up.
- After a procedure has concluded, its return value should be put into Mary. If a second return value is needed, it can be put into Shelley. Any additional return values must go onto the stack.
- When a procedure returns, it should no longer have anything remaining on the stack; its stack frame should be completely empty.

Converting an Instruction to Machine Code

To convert an instruction to machine code, the formula is:

(flag bit) + (op code) + (8-bit immediate) + (00),

where '+' here is assumed to mean "concatenate."

Consider the instruction from the previous example:

aadd 6

There is no '@' symbol, so the flag bit is 0. The op code for aadd is 00010. The 8-bit binary representation of 6 is 00000110.

After concatenating this together, the full machine code instruction is as follows:

(0) + (00010) + (00000110) + (00) = 0000100000011000

flag	op code	immediate	unused
1	5	8	2

Instructions Overview

mnemonic	op code	quick example	quick description	
aput	00000	aput 4	sets Mary's value to 4	
sput	00001	sput 5	puts 5 on top of the stack	
aadd	00010	aadd 4	adds 4 to Mary's value	
asub	00011	asub 3	subtracts 3 from Mary's value	
spek	00100	spek 0	copies the top value of the stack into Mary	
spop	00101	spop 0	pops the top value of the stack into Mary	
rpop	00110	rpop	pops the top value of the stack into ra	
jimm	00111	jimm LABEL	jumps to the address defined by LABEL	
jacc	01000	jacc	jumps to the address denoted by the value in Mary	
jcmp	01001	jcmp LABEL	jumps to LABEL if the valutin the comp register is 1	
jret	01010	jret	jumps to the value in ra	
jfnc	01011	jfnc FOO	jumps to the label FOO and sets ra to pc	
cequ	01100	cequ 5	sets the value in the comp register to 1 if the value in Mary is equal to 5	
cles	01101	cgre 6	sets the value in the comp register to 1 if the value in Mary is less than 6	

			,	
cgre	01110	cgre 2	sets the value in the comp register to 1 if the value in Mary is greater than 2	
lorr	01111	lorr 5	sets the value in Mary to the result of a bitwise "or" of its current value and 5	
land	10000	land 4	sets the value in Mary to the result of a bitwise "and" of its current value and 4	
shfl	10001	shfl 2	shift the value in Mary left 2 bits	
shfr	10010	shfr 2	shift the value in Mary right 2 bits	
load	10011	load 0x0	loads the value at 0x0 in memory and copies it into Mary	
stor	10100	stor 0x0	copies the value in Mary to the address 0x0 in memory	
bkac	10101	bkac	copies the value in Mary onto the top of the stack	
bkra	10110	bkra	copies the value in ra onto the top of the stack	
swap	10111	swap	swaps the values of Mary and Shelley	
noop	11000	noop	does nothing and skips to the next instruction	

RTL Table


Arithmetic	Compare	Stack	Jump	Swap	Load/Store
	PC = PC + 2 inst = Mem[PC]				
<pre>flagbit = inst[15] OPCODE = inst[14, 10] imm = inst[9, 2]</pre>					
ALUOUT = mary OP shelley/imm	ALUOUT = mary OP shelley/imm	memout = sp OP imm	PC = LS(SE(imm)) or imm	ALUOUT = shelley	<pre>memout = Mem[imm]OR Mem[shelley] (only load)</pre>
mary = ALUOUT	cmp = ALUOUT	mary/shelley = memout		shelley = mary mary = ALUOUT	<pre>mary = memout OR Mem[shelley] = mary OR Mem[imm] = mary</pre>

I/O:

I/O Implementation

The Frankie processor gets input and gives output through Memory-Mapped I/O. Address 255 in Memory is reserved solely for input and output. Inside the PC/SP/Memory Block, there is a small control unit for controlling input and output; it checks if the address coming into Memory is 255; if so, it goes on to check whether Write is not enabled; if so, it takes input and stores it in Mary. If Write is enabled, the contents of Mary are sent to the output register.

I/O Diagram



Note:

This is inside the PC/SP/Memory Block. A, input, and Mary are all 16 bits.

Hardware:



Register file

Mary (main accumulator)

This is the main accumulator. Instructions that interact with immediates will interact directly with this. The value in this register is always treated as a signed number in two's complement.

Shelley (secondary accumulator)

This is the secondary accumulator. It can be used as a backup register. It can also be used to perform operations that involve two accumulators. It generally will not interact with immediates. The value in this register is always treated as a signed number in two's complement.

ra (return address register)

This register stores the address that a procedure call will return from using the jret (jump return) instruction. This is set automatically by the jfnc (jump to function) instruction.

pc (program counter register)

This register stores the address of the current instruction. This is set by various jump instruction.

sp (stack pointer register)

This register stores the address of the top of the stack All operations which manipulate the stack implicitly move the stack pointer; as a result, there is no way to set this directly.

comp (comparison result register)

This register stores the result of a comparison instruction (cequ, cles, or cgre), and can only be set by those instructions

Shopping List

Note: number of bits in each control signal on following list of control signals

- Registers
 - o Accumulators: mary and shelley
 - Reg to store return addr of current function: RA
 - Reg to hold result of comparisons: comp
 - o Intermediate registers to store data across cycles: PC, SP, A, B, AluOut, Inst, and memVal (retrieved from memory).
 - o Input: RegA and RegB, which determine which two registers to read. Both 2 bits. Will usually be Mary and Shelley.
 - Output: ValA and ValB, the values of the two registers specified by RegA and RegB. Both 16 bits. Will usually go into intermediate registers A and B.
 - o Control signals:
 - RegWrite, determines whether data is being written to a register or not
 - RegRead, determines whether data is being read from a register or not
 - RegDst, determines which register data is being written to
 - RegData, determines the value that is written into the register specified by RegDst
 - PCWrite, to control writing to PC
 - SPWrite, to control writing to SP
 - SrcA, to control what goes into A
 - SrcB, to control what goes into B

• Memory

- o Input: Memory Address, 16 bits.
- Output: Memory Data, 16 bits.
- o Control signals:
 - MemRead, determines whether data is being read from memory or not
 - MemWrite, determines whether data is being written to memory or not
 - MemSrc, determines where the address being used comes from
- ALU x1

- Performs addition, subtraction, logical or, logical and, set-less-than, set-greater-than, and set-equal-to
- Inputs: A and B (from intermediate registers A and B),
 each 16 bits
- o Control signals:
 - AluOp, to decide which operation the ALU will perform
- Output goes into AluOut (intermediate register), 16 bits

• Adder x2

- O Adders used to add values to PC and SP
- Not controlled; they will always add to PC and SP, but the control signals PCWrite and SPWrite will determine which value is written to them
- O Both inputs are 16 bits, output is 16 bits
- Control unit
 - O Sets all control signals based on instruction data
- Zero extender
 - One 8-bit zero extender to extend the 8 bit immediate in the instruction data
 - o Input: 8 bits, output: 16 bits
- Sign extender
 - One 8-bit sign extender to extend the 8 bit immediate in the instruction data
 - o Input: 8 bits, output: 16 bits
- Sign shifters
 - $\circ~$ A 2-bit left shifter for stack operations and a 4-bit left shifter for certain jump operations
 - o Input: 16 bits, output: 16 bits

Hardware Implementation

Register:

Takes in data, a write control bit, and a clock. If the write control bit is 1 on the clock's rising edge, the register stores the data. If the write control bit is 0 or the clock is not on the rising edge, it does not store the data. If the write control bit is 0 on the clock's rising edge, it outputs its data to the output wire.

Memory:

Take in data, a write control bit, an address, and a clock. If the write control bit is 1 on the clock's rising edge, the register stores the data into memory at the input address. If the write control bit is 0 on the clock's rising edge, it outputs the data at the input address into the output register MemVal. Each chunk of memory is 16 bits, and the total number of chunks is $2^12 = 4096$.

ALU:

Takes in two values, A and B, and an operation ("op") control. It performs the operation specified by the op control on the two inputs A and B, and puts the output into the output register AluOut. It also contains an overflow detector; if an addition or subtraction operation overflows, the overflow detector outputs 1.

Adder:

Takes in two values, A and B, and outputs their sum to the output wire. It also contains an overflow detector; if the operation overflows, the overflow detector outputs 1.

Zero Extender:

A zero extender takes in an 8 bit input and gives a 16 bit output, which has 8 leading zeroes concatenated with the original 8 bit input. If one creates it with a schematic, one only needs to connect the first 8 bits of the output to ground, and the remaining 8 to the 8 of the input. The logic is very simple in Verilog, and just needs to concatenate the input with zeroes.

Sign Extender:

A sign extender works mostly the same as the zero extender, with an 8 bit input and 16 bit output, but logic determines

whether there should be leading zeroes or leading ones concatenated with the original 8 bit input. If the most significant bit of the input is a 1, the leading 8 bits are 1's, while if it is a zero, the leading 8 bits are 0's.


Sign shifter:

There are two left shift units; one is a left shift by two operation, and the other is a left shift by four. In the left shift by two, the 16 bit input has the first two zeros removed, and that remaining 14 bits is concatenated with two trailing zeroes. For the left shift by four, a similar process occurs but with the first four bits removed, and four trailing zeroes concatenated onto the end.

Coprocessor:

There is one coprocessor. It has 4 regs (epc, backup of mary, backup of shelley, cause) and logic that determines whether it is in kernel mode or user mode. It goes into kernel mode if there are interrupts enabled AND an interruption.

Datapath Diagram



Note: Control bits from the Control Unit not shown

Control:



Control Unit

The control unit is constructed using a finite state machine design. The control uses the OPCode, flagbit, current_state, and next_state to determine what action it needs to take for each instruction. The control unit goes through at most four cycles per instruction, and sets the control bits for the whole processor. These ensure that each component gets the correct inputs and performs the correct operations. When the instruction reaches its last cycle, the control unit prepares the necessary control signals to load the next instruction.

The code for the control unit is broken down into 2 portions; the part that controls the current state, and the cases for setting the control bits. When the control bits are set, max_instructions is also set, which tells the control unit whether an instruction runs for three or four cycles. This is then checked when next_state is determined, and if the cycle is only three cycles long, it'll go to fetch again instead of going on for a fourth cycle.

Control Unit Testing

The control unit was first be tested by manually setting all possible opcode/flag bit/cycle combinations in a Verilog test bench and verifying that the control bits were set correctly. Once it was confirmed that the basic logic was correct, it was integrated with the rest of the completed datapath, which had been tested beforehand.

After some redesigns and rewrites, further testing was completed and previous tests rerun.

Currently, the first stage of testing is complete. A testbench was created in Verilog that manually sets values for every possible combination of flagbit and OPCODE, and checks the output from the control unit. If the output matches the expected output for that particular OPCODE and flagbit, the test passes and a verification of that pass is displayed; otherwise, the mnemonic and a fail notification are displayed. All phase-1 tests of the control unit pass.

Details of the tests can be found in the contro_unit_test (accidentally misspelled during creation) found in the ControlUnit folder in the implementation directory for group 3V.

Control Signals


MemWrite: 1-bit signal which determines whether or not data is written to or read from memory 0: Read 1: Write MemDst: 3-bit signal which determines the address memory is accessed 000: PC 001: Immediate address 010: Address stored in Mary 011: Address stored in Shelley 100: Stack Pointer + 2 101: Immediate left-shifted 2 + Stack Pointer 110: Stack Pointer MemSrc: 2-bit signal which determines the data that is written to the memory address specified by MemDst 00: mary 01: shelley 10: ra 11: Zero-extended immediate MaryWrite/ShelleyWrite/CompWrite/RAWrite/PCWrite/SPWrite/InstWrite: 1-bit signals which determine whether or not data is written to the register. 0: Don't write 1: Write reset: resets regs 1-bit signals which determine whether or not 0 is written to the register. Works whether or not writing is enabled. 0: Don't write 0 1: Write 0 MarySrc: 2-bit signal which determines the value written into Mary. 00: MemVal 01: AluOut 10: Shelley 11: Immediate ShelleySrc: 2-bit signal which determines the value written into Shelley. 00: MemVal

01: Immediate

```
10: Mary
     11: Nothing
RASrc: 1-bit signal which determines the value written into RA.
     0: MemVal
     1: PC+2
PCSrc: 3-bit signal which determines the value written into PC
     000: PC+2
     001: PC+immediate
     010: immediate (address)
     011: ra (return address)
     100: mary
     101: pc + left-shift4 mary
     110: imm if comp = 1, pc otherwise
     111: left-shift4 imm if comp = 1, pc otherwise
SPSrc: 2-bit signal which determines the value written into sp
     00: SP+0
     01: SP+2
     10: SP-2
     11: nothing
SrcA: 1-bit signal that determines what is written into A
     0: Mary
     1: SP
SrcB: 2-bit signal that determines what is written into B
     00: Shelley
     01: Zero-extended immediate
     10: Sign-extended immediate
     11: Sign-extended left-shifted immediate
AluOp: 4-bit signal that determines the operation performed by the
ALU on its inputs
     0000: AND
     0001: OR
     0010: Add
     0011: Sub
     0100: SetLessThan
     0101: SetGreaterThan
     0110: SetEqualTo
     1000: Left shift
```

1001: Right shift

State Diagram



Note:

- Red = Cycle 1 (Fetch)
- Orange = Cycle 2 (Decode)
- Yellow = Cycle 3
- Green = Cycle 4
- Red wires = back to beginning of cycle
- In cases of mnemonic/@, the value after the slash corresponds to the @ flagbit case

Integration:



Integration Testing Overview

Each component takes input from a register and outputs to a register. This is already built into the individual testing for each component. To integrate them, the registers must simply be hooked up to both their inputs and outputs (often with multiplexers to decide which ones it makes use of).

We will slice Frankie into blocks: pc, sp, memory, ALU, our main regs, and the muxes between the ALU and regs. We'll test each of these individually, then together.

Integration Test Breakdown

We split Frankie into five blocks, excluding control:

- 1) The PC block: PC, its adder, and its mux. Joy built and tested this by looking at changing the control bit manually and looking at the output wire of the PC reg. The control bit was changed to each possibility once, with the output changing to a different number for each one.
- 2) The SP block: also built and tested by Joy. More or less the same as the PC block.
- 3) The memory block: the memSrc mux, the memDest mux, memory, the inst reg, and the memVal reg. Ben built and tested this in two phases: (a) manually changing the muxes' controls, manually change input to the muxes, and check that the selected input ends up in memory checking the waveform then (b) modifying pre-populated memory.
- 4) The reg block: mary, shelley, ra, comp, and the muxes that go into each reg. Matthew built and tested this by manually setting every possible src bit and checking that the outputs of the regs were correct.
- 5) The ALU block: the srcA mux, the srcB mux, ALUOut, and the ALU. Matthew built and tested this by testing each inst for the ALU once, manually setting mary, shelley, and the source bits.

We then integrated the blocks:

- 1) Registers and ALU: Matthew
- 2) PC, SP, and Memory: Joy and Ben
- 3) PC, SP, Memory, Registers, and ALU: Ben and Matthew
- 4) Control, PC, SP, Memory, Registers, and ALU: group meeting

System Tests

For our system tests, we'll be entering the actual program as machine code into our memory for the current time-being. We'll do this by manually entering in the machine code, then resetting Frankie by toggling the reset bit for PC/SP and then running the program.


Performance:

- 1. The gcd and relPrime functions are implemented in 31 instructions (combined, not each). Instructions are two bytes long. Thus, they take up 62 bytes. Our "main" is relPrime, so we have no other instructions.
- 2. 61286 instructions are required to execute relPrime with n = 5040.
- 3. 214466 cycles are required to execute relPrime with n = 5040.
- 4. The average CPI was 3.4994.
- 5. The cycle time is 9.247 ns = 108.143 MHz.
- 6. The total execution time is 2.2634 ms.
- 7. N/A
- 8. Device utilization summary is as follows:

Selected Device: 3s500efg320-4

Number of Slices: 7125 out of 4656 153% (*)
Number of Slice Flip Flops: 8457 out of 9312 90%
Number of 4 input LUTs: 5467 out of 9312 58%
Number of IOs: 34
Number of bonded IOBs: 34 out of 232 14%
Number of GCLKs: 1 out of 24 4%

Appendices:



Appendix A: Detailed Instructions Reference

aput -- "accumulator put" -- op: 00000

Flag bit 0: Puts a value into Mary, overwriting her previous value.

Example:

aput 3 # puts 3 into Mary

This command overwrites Mary's value with the number 3.

Flag bit 1: Puts a value into Shelley, overwriting her previous value.

Example:

aput@ 6 # puts 6 into Shelley

This command overwrites Shelley's value with the number 6.

sput -- "stack put" -- op: 00001

Puts an immediate value directly on top of the stack. The flag bit has no effect on sput.

Example:

sput 8 # puts 8 on top of the stack
This command places 8 on top of the memory stack.

aadd -- "accumulator add" -- op: 00010

Flag bit 0: Adds an immediate value to Mary's.

Example:

aput 5 # puts 5 into Mary

aadd 7 # adds 7 to Mary's current value

After this command is executed, the value in Mary is 12.

Flag bit 1: Adds the value in Shelly to the value in Mary. Shelley is unaffected.

Example:

aput 4 # puts 4 into Mary

aput@ 2 # puts 2 into Shelley
 aadd@ # adds Shelley's value to Mary's
After this command is executed, the value in Mary is 6,
and the value in Shelley is 2.

asub -- "accumulator sub" -- op: 00011

Flag bit 0: Subtracts an immediate value from the value in Mary.

Example:

aput 5 # puts 5 into Mary
asub 7 # subtracts 7 from Mary's current value

After this command is executed, the value in Mary is -2.

Flag bit 1: Subtracts the value in Shelley from the value in Mary. Shelley is unaffected.

Example:

After this command is executed, the value in Mary is 2, and the value in Shelley is 2.

spek -- "stack peek" -- op: 00100

Flag bit 0: Copies a value from the stack into Mary. Unlike a true stack peek, spek can traverse down the stack in 16 bit increments.

Example:

After this command is executed, Mary's value is 5. The stack has a 5 on the bottom and a 7 on top.

Flag bit 1: Copies a value from the stack into Shelley. Unlike a true stack peek, spek can traverse down the stack in 16 bit increments.

Example:

sput 5 # put 5 on top of the stack
sput 7 # put 7 on top of the stack
spek@ 0 # copy the second first on the stack

spek@ 0 # copy the second first on the stack into
Shelley

After this command is executed, Shelley's value is 7. The stack has a 5 on the bottom and a 7 on top.

spop -- "stack pop" -- op: 00101

Flag bit 0: Moves the top value of the stack into Mary.

Example:

sput 2 # put 2 on top of the stack

spop # move the value on top of the stack into Mary

After this command is executed, Mary's value is 2, and the stack is empty.

Flag bit 1: Moves the top value of the stack into Shelley.

Example:

sput 6 # put 6 on top of the stack

spop@ # move the value on top of the stack into Shelley

After this command is executed, Shelley's value is 6, and the stack is empty.

rpop -- "ra pop" -- op: 00110

Moves the top value of the stack into ra, the return address register. If the top of the stack is not a valid address, a memory exception will likely occur.

The flag bit has no effect on rpop.

Example:

bkra # back up value of ra onto the stack rpop # move the value on top of the stack into ra

After this command is executed, both ra and the stack are the same as they began.

jimm -- "jump immediate" -- op: 00111

Flag bit 0: Set pc to the address specified by the immediate. If the immediate is not a valid address, an error will likely occur.

Example:

jimm 0×0 # jump to the address 0×0 After this command is executed, the value in pc will be 0×0 .

Flag bit 1: Add (immediate) to the current pc. This effectively moves (immediate) instructions forward.

Example:

jimm@ -2 # sets pc to pc-2
After this command is executed, the program will
effectively be moved two instructions back.

jacc -- "jump accumulator" -- op: 01000

Flag bit 0: Set pc to the value in Mary. If the value in Mary is not a valid address, a memory exception will likely occur.

Example:

aput 0x0 # put 0x0 into Mary
jacc # jump to the address in Mary

After this command is executed, the value in pc will be 0x0.

Flag bit 1: Add (Mary's value) to the current pc. This effectively moves (1*Mary's value) instructions forward.

Example:

aput -2 # put -2 into Mary
jacc@ # sets pc to pc-2

After this command is executed, the program will effectively be moved two instructions back.

jcmp -- "jump compare" -- op: 01001

Flag bit 0: Acts exactly like jimm, but only operates if the value in the comp register is 1; otherwise it does nothing.

Example:

aput 5 # put 5 into Mary

cles 6 # if the value in Mary is less than 6, set the comp register to 1

jcmp 0x0 # jump to the address 0x0 if the value in the comp register is 1

After this command is executed, the value in pc will be 0x0.

Flag bit 1: Acts exactly like jimm, but only operates if the value in the comp register is 1; otherwise it does nothing.

Example:

aput 5 # put 5 into Mary

cles 6 # if the value in Mary is less than 6, set the comp register to 1

After this command is executed, the program will effectively be moved two instructions back.

jret -- "jump return" -- op: 01010

Sets the pc to the value in ra. The flag bit has no effect on jret.

Example:

jret # sets pc to ra

After this command is executed, the program will continue execution at ra's position.

jfnc -- "jump function" -- op: 01011

Flag bit 0: Acts exactly like jimm, but also sets ra to pc so it can be returned back to with jret.

Example:

jfnc 0x0 # jump to the address 0x0, set ra to pc+2 After this command is executed, the value in pc will be 0x0, and the value in ra will be (starting pc).

Flag bit 1: Acts exactly like jimm, but also sets ra to pc so it can be returned back to with jret.

Example:

jfnc@ -2 # sets pc to pc-2 After this command is executed, the program will effectively be moved two instructions back, and the value in ra will be (starting pc).

cequ -- "compare equal" -- op: 01100

Flag bit 0: Compares the supplied immediate to the value in Mary. If they are equal, it sets the value in the "comp" register to 1. If they are not, it sets the value in the "comp" register to 0.

Example:

After this command is executed, the value in Mary will be 6, and the value in comp will be 1.

Flag bit 1: Compares Mary's value to Shelley's value. If they are equal, it sets the value in the "comp" register to 1. If they are not, it sets the value in the "comp" register to 0.

Example:

After this command is executed, the value in Mary will be 6, the value in Shelley will be 6, and the value in comp will be 1.

cles -- "compare less" -- op: 01101

Flag bit 0: Compares the supplied immediate to the value in Mary. If Mary's value is less than the immediate, it sets the value in the "comp" register to 1. Otherwise it sets the value in the "comp" register to 0.

Example:

After this command is executed, the value in Mary will be 6, and the value in comp will be 1.

Flag bit 1: Compares Mary's value to Shelley's value. If Mary's is less than Shelley's, it sets the value in the "comp" register to 1. Otherwise it sets the value in the "comp" register to 0.

Example:

After this command is executed, the value in Mary will be 6, the value in Shelley will be 7, and the value in comp will be 1.

cgre -- "compare greater" -- op: 01110

Flag bit 0: Compares the supplied immediate to the value in Mary. If Mary's value is greater than the immediate, it sets the value in the "comp" register to 1. Otherwise it sets the value in the "comp" register to 0.

Example:

After this command is executed, the value in Mary will be 6, and the value in comp will be 1.

Flag bit 1: Compares Mary's value to Shelley's value. If Mary's is greater than Shelley's, it sets the value in the "comp" register to 1. Otherwise it sets the value in the "comp" register to 0.

Example:

After this command is executed, the value in Mary will be 6, the value in Shelley will be 5, and the value in comp will be 1.

lorr -- "logical or" -- op: 01111

Flag bit 0: Performs a bitwise "or" between the value in Mary and the supplied immediate, and puts the result in Mary. If necessary, this instruction zero-extends the smaller value.

Example:

```
aput 4  # sets the value in Mary to 4, or 0b100 lorr 2  # performs bitwise "or" on the value in Mary and 2, or 0b010
```

After this command is executed, the value in Mary will be 0b110, or 6.

Flag bit 1: Performs a bitwise "or" between the value in Mary and the value in Shelley, and puts the result in Mary. If necessary, this instruction zero-extends the smaller value.

Example:

After this command is executed, the value in Mary will be 0b101, or 5.

land -- "logical and" -- op: 10000

Flag bit 0: Performs a bitwise "and" between the value in Mary and the supplied immediate, and puts the result in Mary. If necessary, this instruction zero-extends the smaller value.

Example:

```
aput 4  # sets the value in Mary to 4, or 0b100 land 2  # performs bitwise "and" on the value in Mary and 2, or 0b010
```

After this command is executed, the value in Mary will be 0b000, or 0.

Flag bit 1: Performs a bitwise "and" between the value in Mary and the value in Shelley, and puts the result in Mary. If necessary, this instruction zero-extends the smaller value.

Example:

aput 4 # sets the value in Mary to 4, or 0b100
aput@ 1 # sets the value in Shelley to 1, or 0b001
land@ # performs bitwise "and" on the value in
Mary and the value in Shelley

After this command is executed, the value in Mary will be 0b000, or 0.

shfl -- "shift left" -- op: 10001

Flag bit 0: Performs a bitwise left shift on the value in Mary by the number of bits specified by the immediate. This instruction zero-extends from the right.

Example:

aput 2 # sets the value in Mary to 2, or 0b010 shfl 1 # shifts the value in Mary left by 1 bit After this command is executed, the value in Mary will be 0b100, or 4.

Flag bit 1: Performs a bitwise left shift on the value in Mary by the number of bits specified in Shelley. This instruction zero-extends from the right.

Example:

aput 1 # sets the value in Mary to 1, or 0b001
aput@ 2 # sets the value in Shelley to 2
shfl@ # shifts the value in Mary left by the
number of bits specified by Shelley

After this command is executed, the value in Mary will be 0b100, or 4.

shfr -- "shift right" -- op: 10010

Flag bit 0: Performs a bitwise right shift on the value in Mary by the number of bits specified by the immediate. This instruction sign extends from the left.

Example:

aput 2 # sets the value in Mary to 2, or 0b010 shfr 1 # shifts the value in Mary right by 1 bit After this command is executed, the value in Mary will be 0b001, or 1.

Flag bit 1: Performs a bitwise right shift on the value in Mary by the number of bits specified in Shelley. This instruction sign extends from the left.

Example:

aput 4 # sets the value in Mary to 1, or 0b100
aput@ 1 # sets the value in Shelley to 1
shfr@ # shifts the value in Mary right by the
number of bits specified by Shelley

After this command is executed, the value in Mary will be 0b010, or 2.

load -- "load from memory" -- op: 10011

Flag bit 0: Loads the value from memory at the address specified in the immediate and copies it into Mary. Note that only primary memory (memory with an address whose first 8 bits are 0) is accessible through this command; other memory must be accessed through load@.

Example:

load 0x0 # loads the value at address 0x0 in memory
and copies it into Mary.

After this command is executed, the value in Mary will be the value at the address 0x0 in memory.

Flag bit 1: Loads the value from memory at the address stored in Mary and copies it into Mary.

Example:

stor -- "store in memory" -- op: 10100

Flag bit 0: Stores the value in Mary into memory at the address specified by the immediate.

Example:

aput 2 # sets Mary's value to 2

stor 0x0 # stores the value in Mary at the address 0x0 in memory

After this command is executed, the value in Mary will be 2, and the value at 0×0 in memory will also be 2.

Flag bit 1: Stores the value in Mary into memory at the address specified by Shelley.

Example:

aput 2 # sets Mary's value to 2

aput@ 0x0 # sets the value in Shelley to 0x0

stor@ # stores the value in Mary at the address specified by the value in Shelley

After this command is executed, the value in Mary will be 2, the value in Shelley will be 0x0, and the value at 0x0 in memory will be 2.

bkac -- "back up accumulator" -- op: 10101

Flag bit 0: Copies the value in Mary and places it on top of the stack.

Example:

aput 2 # sets Mary's value to 2

bkac # copies the value in Mary onto the stack After this command is executed, the value in Mary will be 2, and the value at the top of the stack will also be 2.

Flag bit 1: Copies the value in Shelley and places it on top of the stack.

Example:

After this command is executed, the value in Shelley will be 3, and the value at the top of the stack will also be 3.

bkra -- "back up return address" -- op: 10110

Copies the value in ra and places it on top of the stack. The flag bit has no effect on bkra.

Example:

bkra # copies ra onto the stack

After this command is executed, the value on top of the stack will be whatever ra started as.

swap -- "swap the accumulators" -- op: 10111

Swaps the value in Mary with the value in Shelley. The flag bit has no effect on swap.

Example:

aput 5 # sets the value in Mary to 5

aput@ 8 # sets the value in Shelley to 8

swap # swaps the values in Mary and Shelley

After this command is executed, the value in Mary will be 8, and the value in Shelley will be 5.

noop -- "no operation" -- op: 11111

Empty instruction that does nothing and is always skipped. The flag bit has no effect on noop.

Example:

noop # does nothing

After this command is executed, nothing has happened!

Appendix B: Assembly Code Fragments

<u>Add</u>

aput 2	Put the value 2 into the "Mary" accumulator	000000000000010
aadd 5	Add the immediate value 5 to "Mary"	00001000000101
	"Mary" result: 7	
aput@ 5	Put the value 5 into "Shelley"	10000000000101
aadd@	Add the values of "Mary" and "Shelley"	10001000000000
	"Mary" result: 12 "Shelley" result: 5	

Subtract

aput 5	Put the value 5 into the "Mary" accumulator	00000000000101
asub 2	Subtract the immediate value 2 from "Mary"s value	00001100000010
	"Mary" result: 3	
aput@ 3	Put the value 3 into "Mary"	10000000000011
asub@	Subtract "Shelley"s value from "Mary"	10001100000000

"Mary" result: 0 "Shelley" result: 3

Basic Stack Functions

sput 7	Puts 7 onto the stack	00000100000111
spek	Put top value of the stack into the "Mary" accumulator	00010000000000
sput 10	Puts 10 onto the stack	00000100001010
spop	Pops off the top value (10) and puts it into the "Mary" accumulator	00010100000000
spop	Pops off the top value (7) and puts it into the "Mary" accumulator	00010100000000

Putting a big immediate into the accumulator

aput 0b01111111	Put upper half into "Mary"	00000001111111
shfl 8	Shift "Mary"s value left 8 bits	01000100001000
lorr 0b11111111	Or the lower 8 bits into "Mary"	00111111111111
	result: 0b011111111111111 = 32767	

Logical Operations

aput 10	Put 10 into the "Mary" accumulator	00000000001010
lorr 0b10110	Or the value in "Mary" with 10110, result in accumulator 0b00011	00111100010110

land 0b10110	And the value in "Mary" with 10110, result: 0b00010	01000000010110
shfl 2	Shift the value in "Mary" 2 bits left	01000100000010
shfl 1	Shift the value in "Mary" 1 bit right	01001000000001
	result: 0b00100 = 4	

Load from Memory

load 0x0012	Load the value at 0x1001 into "Mary"	01001100010010
aput@ 0x0	Put the value 0 into "Shelley"	100000000000000
load@	Load the value into "Shelley" from the address already stored in "Shelley"	11001100000000

Save to Memory

aput 2	Set "Mary" to the value 2	000000000000000000000000000000000000000
stor 0x00A2	Store the value in "Mary" into address 0x00A2	01010010100010

Procedure to add 2 + 5

add:		
spop	Pops the top value off of the stack in the "Mary" accumulator (2)	00010100000000
swap	Swaps which accumulator is currently being used	01011100000000
spop	Pops the top value off of the stack (5)	00010100000000
aadd@	Adds both of the accumulators together and stores the result in the "Mary" accumulator	10001000000000
jret	Jump back to ra	00101000000000
main:		
bkra	Back up the return register to stack	01011000000000
bkac	Back up both of the accumulators to stack	01010100000000
sput 5		00000100000101
sput 2		00000100000010
jfnc add	Jump to add procedure, sets ra to pc + 2	00101100000000
	When the procedure returns, the return value is in the "Mary" accumulator	

Sum numbers 1 - 10

	T	1
aput 0 0	Put 0 into the "Mary" accumulator (total)	000000000000000
aput 1 1	Put 1 into the "Shelley" accumulator (i)	100000000000001
loop:		
cgre 0 10	Compare the "Shelley" accumulator to see if the value is greater than 10	00111000001010
jcmp 0 exit	Jump to exit if "Shelley"s value is greater than 10	00100100001010
swap	Switch accumulator to "Mary"	01011100000000
aadd@	Add both accumulators and store in "Mary"	10001000000000
swap	Switch back to "Shelley"	01011100000000
aadd 1	Increment "Shelley" accumulator by	00001000000001
jimm@ -6	Jump 6 instructions up	10011100000110
exit:		

Appendix C: Euclid's Algorithm

```
prep:
    aput n //put n into mary
    aput@ 2 //int m; m = 2;
    bkac@ //back up shelley's initial value
relprime loop:
    jfnc 6 //gcd
    cequ 1 //if (gcd(n, m) == 1
    jcmp@ 23 //relprime end
    spop //restore shelley's initial value
    aadd 1 //m=m+1
    bkac //back up shelley
    swap //put a in front (prep args)
gcd:
    cequ 0 //if (a == 0)
    jimm@ 2
    swap //prep b for return
    jret //return b;
    jcmp@ -3
    bkac //back up mary
gcd loop:
    jcmp@ 10 //break
    cgre@ //if a > b
    jcmp@ 5 //jump past a=a-b to b=b-a (gcd 2)
    swap
    asub@ //else b=b-a
    cequ 0 //if b == 0
    swap
    jimm@ -8 //gcd loop
gcd 2
    asub@ //a=a-b
    cequ 0 //if b == 0
    jimm@ -11 //gcd loop
gcd end:
    spop@ //pop backup of mary back into mary
    jret //return a
relprime end:
    spop //put m into mary to prep for return
```

jimm -1 //infinite loop

Machine code:

```
0000000001001100 //aput n
1000000000001000 //aput@ 2
1101010000000000 //bkac@
1010110000011000 //jfnc 6
0011000000000100 //cequ 1
1010010001011100 //jcmp@ 23
0001010000000000 //spop
0000100000000100 //aadd 1
010101000000000 //bkac
0101110000000000 //swap
001100000000000 //cequ 0
1001110000001000 //jimm@ 2
010111000000000 //swap
001010000000000 //jret
101001111111110100 //jcmp@ -3
0101010000000000 //bkac
1010010000101000 //jcmp@ 10
101110000000000 //cgre@
1010010000010100 //jcmp@ 5
010111000000000 //swap
1000110000000000 //asub@
0011000000000000 //cequ 0
010111000000000 //swap
10011111111100000 //jimm@ -8
1000110000000000 //asub@
0011000000000000 //cequ 0
1001010000000000 //spop@
0010100000000000 //jret
0001010000000000 //spop
```

Appendix D: RTL Reference by Instruction

```
aput:
    pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
    mary = imm
aput@:
    pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
     shelley = imm
sput:
    pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
     sp = sp + 2
    Mem[sp] = imm
aadd:
     pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
     ALUOUT = mary + imm
    mary = ALUOUT
```

```
aadd@:
    pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
     ALUOUT = mary + shelley
    mary = ALUOUT
asub:
    pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
    ALUOUT = mary - imm
    mary = ALUOUT
asub@:
    pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
    OPCODE = inst[14, 10]
     imm = inst[9, 2]
    ALUOUT = mary - shelley
    mary = ALUOUT
spek:
    pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
    memVal = Mem[imm*2 + sp]
     mary = memVal
```

```
spop:
    pc = pc + 2
     inst = Mem[PC]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
    memVal = Mem[sp]
     sp = sp - 2
    mary = memVal
rpop:
    pc = pc + 2
    inst = Mem[PC]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
    memVal = mem[sp]
    sp = sp - 2
     reg[ra] = memVal
jimm:
    pc = pc + 2
    inst = Mem[PC]
     flagbit = inst[15]
    OPCODE = inst[14, 10]
     imm = inst[9, 2]
     PC = imm
jimm@:
    pc = pc + 2
    inst = Mem[PC]
     flagbit = inst[15]
    OPCODE = inst[14, 10]
     imm = inst[9, 2]
     PC = imm << 4 + PC
```

```
jacc:
    pc = pc + 2
     inst = Mem[PC]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
     PC = mary
jacc@:
    pc = pc + 2
     inst = Mem[PC]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
     PC = mary << 4 + PC
jcmp:
    pc = pc + 2
     inst = Mem[PC]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
     if reg[cmp] == 1:
          PC = imm
jcmp@:
    pc = pc + 2
     inst = Mem[PC]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
     if reg[cmp] == 1:
          PC = imm << 4
```

```
jret:
    pc = pc + 2
     inst = Mem[PC]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
     PC = ra
jfnc:
     pc = pc + 2
     inst = Mem[PC]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
     ra = PC + 1 word
     PC = imm
jfnc@:
     reg[ra] = PC + 1 word
     ALUOUT = imm << 4
     PC = ALUOUT
cequ:
    aluout = mary - imm
    if (aluout == 0)
    comp = 1
    else
      comp = 0
cequ@:
    aluout = mary - shelley
    if (aluout == 0)
      comp = 1
    else
      comp = 0
```

```
cles:
    aluout = mary - imm
    if (aluout < 0)
      comp = 1
    else
      comp = 0
cles@:
    aluout = mary - shelley
    if (aluout < 0)
      comp = 1
    else
      comp = 0
cgre:
    aluout = mary - imm
    if (aluout > 0)
      comp = 1
    else
      comp = 0
cgre@:
    aluout = mary - shelley
    if (aluout > 0)
      comp = 1
    else
      comp = 0
lorr:
    aluout = mary OR imm
    mary = aluout
lorr@:
    aluout = mary OR shelley
    mary = aluout
```

```
land:
   aluout = mary AND imm
   mary = aluout
land@:
   aluout = mary AND shelley
   mary = aluout
shfl:
    shiftout = mary SHIFTLEFT imm
   mary = shiftout
shfl@:
    shiftout = mary SHIFTLEFT shelley
   mary = shiftout
shfr:
   shiftout = mary SHIFTRIGHT imm
   mary = shiftout
shfr@:
    shiftout = mary SHIFTRIGHT shelley
   mary = shiftout
load:
    pc = pc + 2
    inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
    memVal = Mem[imm]
    mary = val
load@:
    pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
    memVal = Mem[shelley]
    mary = val
```

```
stor:
    pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     Mem[imm] = mary
stor@:
     pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     Mem[shelley] = mary
bkac:
     pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     sp = sp + 2
     mem[sp] = mary
bkac@:
     pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     sp = sp + 2
     mem[sp] = shelley
bkra:
     pc = pc + 2
     inst = Mem[pc]
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     sp = sp + 2
```

mem[sp] = ra

swap:

```
pc = pc + 2
inst = Mem[pc]
flagbit = inst[15]
OPCODE = inst[14, 10]
shelley = mary
mary = shelley
```

Appendix E: RTL Tests

These rtl tests show the state of the relevant regs before their inst is run, at each step of the inst, and after the inst is complete. They say what the state of the regs should be after the inst ends. The tests were all successful, so, every time, the states afterward were correct. There is a test of aput and each type of inst.

aput rtl test

```
pc = 22, mary = 121, shelley = 13
aput 10
result should be: pc = 24, mary = 10, shelley = 13
First block:
     pc = pc + 2
     inst = Mem[pc]
After block:
     pc = 24, mary = 121, shelley = 13
Second block:
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
After block:
     pc = 24, mary = 121, shelley = 13, imm = 10
Third block:
     mary = imm
After block:
     pc = 24, mary = 10, shelley = 13
     TEST SUCCESS
stack rtl test
pc = 12, sp = 0, stack empty
sput 4
result should be: pc = 14, sp = 2, stack has 4 on it
First block:
     pc = pc + 2
```

```
inst = Mem[pc]
After block:
     pc = 14, sp = 0, stack empty
Second block:
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
After block:
     pc = 14, sp = 0, stack empty, imm = 4
Third block:
     sp = sp + 2
     Mem[sp] = imm
After block:
     pc = 14, sp = 2, stack has 4 on it
     TEST SUCCESS
arithmetic rtl test
pc = 4, mary = 8, shelley = 3
aadd 12
result should be: pc = 6, mary = 20, shelley = 3
First block:
     pc = pc + 2
     inst = Mem[pc]
After block:
     pc = 6, mary = 8, shelley = 3
Second block:
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
After block:
     pc = 6, mary = 8, shelley = 3, imm = 12
Third block:
     ALUOUT = mary + imm
After block:
     pc = 6, mary = 8, shelley = 3, ALUOUT = 20
Fourth block:
     mary = ALUOUT
After block:
     pc = 6, mary = 20, shelley = 3
     TEST SUCCESS
```

```
jump rtl test
pc = 4
jimm 10
result should be: pc = 10
First block:
     pc = pc + 2
     inst = Mem[pc]
After block:
     pc = 6
Second block:
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
After block:
     pc = 6, imm = 10
Third block:
     pc = imm
After block:
     pc = 10
     TEST SUCCESS
compare rtl test
pc = 222, mary = 10, comp = 0
cequ 10
result should be: pc = 224, mary = 10, comp = 1
First block:
     pc = pc + 2
     inst = Mem[pc]
After block:
     pc = 224, mary = 10, comp = 0
Second block:
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
After block:
     pc = 224, mary = 10, comp = 0, imm = 10
Third block:
     aluout = mary - imm
After block:
```

```
pc = 224, mary = 10, comp = 0, aluout = 0
Fourth block:
     if (aluout == 0)
          comp = 1
     else
          comp = 0
After block:
     pc = 224, mary = 10, comp = 1
     TEST SUCCESS
swap rtl test
pc = 4, mary = 1, shelley = 2
result should be: pc = 6, mary = 2, shelley = 1
First block:
     pc = pc + 2
     inst = Mem[pc]
After block:
     pc = 6, mary = 1, shelley = 2
Second block:
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
After block:
     pc = 6, mary = 1, shelley = 2
Third block:
     ALUOUT = shelley
     shelley = mary
After block:
     pc = 6, mary = 1, shelley = 2, ALUOUT = 2
Fourth block:
     mary = ALUOUT
After block:
Fifth block:
     mary = B
     shelley = A
After block:
     pc = 6, mary = 2, shelley = 1, A = 1, B = 2
     TEST SUCCESS
```

load/store rtl test

```
pc = 4, mary = 42, shelley = 0, Mem[0] = 24
load@
result should be: pc = 6, mary = 24, shelley = 0, Mem[0] = 24
First block:
     pc = pc + 2
     inst = Mem[pc]
After block:
     pc = 6, mary = 42, shelley = 0, Mem[0] = 24
Second block:
     flagbit = inst[15]
     OPCODE = inst[14, 10]
     imm = inst[9, 2]
After block:
     pc = 6, mary = 42, shelley = 0, Mem[0] = 24
Third block:
     memVal = Mem[0]
After block:
     pc = 6, mary = 42, shelley = 0, Mem[0] = 24, memVal = 24
Fourth block:
     mary = val
After block:
     pc = 6, mary = 42, shelley = 0, Mem[0] = 24, memVal = 24
     TEST SUCCESS
```

Appendix F: Control Unit Finite State Machine

For all states, control signals are assumed to be 0 unless asserted otherwise.

All instructions share the same first two states, which load the instruction from memory and process it in the control unit.

```
Cycle 1:
     PCWrite=1, PCSrc=000, MemWrite=0, MemDst=000, InstWrite=1
Cycle 2:
     All control signals 0, this cycle decodes the instruction and
     sets the new control bits
aput:
Cycle 3:
     MaryWrite=1, MarySrc=11
aput@:
Cycle 3:
     ShelleyWrite=1, ShelleySrc=01
sput:
Cycle 3:
     SPWrite=1, SPSrc=01, MemWrite=1, MemDst=100, MemSrc=11
aadd:
Cycle 3:
     SrcA=0, SrcB=01, AluOp=0010
Cycle 4:
     MaryWrite=1, MarySrc=01
aadd@:
Cycle 3:
     SrcA=0, SrcB=00, AluOp=0010
Cycle 4:
```

MaryWrite=1, MarySrc=01

```
asub:
Cycle 3:
     SrcA=0, SrcB=01, AluOp=0011
Cycle 4:
     MaryWrite=1, MarySrc=01
asub@:
Cycle 3:
     SrcA=0, SrcB=00, AluOp=0011
Cycle 4:
     MaryWrite=1, MarySrc=01
spek:
Cycle 3:
     MemWrite=0, MemDst=101
Cycle 4:
     MaryWrite=1, MarySrc=00
spek@:
Cycle 3:
     MemWrite=0, MemDst=101
Cycle 4:
     ShelleyWrite=1, ShelleySrc=00
spop:
Cycle 3:
     MemWrite=0, MemDst=110
Cycle 4:
     SPWrite=1, SPSrc=10, MaryWrite=1, MarySrc=00
spop@:
Cycle 3:
     MemWrite=0, MemDst=110
Cycle 4:
     SPWrite=1, SPSrc=10, ShelleyWrite=1, ShelleySrc=00
rpop:
Cycle 3:
     MemWrite=0, MemDst=110
Cycle 4:
     SPWrite=1, SPSrc=10, RAWrite=1, RASrc=0
```

jimm:

```
Cycle 3:
     PCWrite=1, PCSrc=010
jimm@:
Cycle 3:
     PCWrite=1, PCSrc=001
jacc:
Cycle 3:
     PCWrite=1, PCSrc=100
jacc@:
Cycle 3:
     PCWrite=1, PCSrc=101
jcmp:
Cycle 3:
     PCWrite=1, PCSrc=110
jcmp@:
Cycle 3:
     PCWrite=1, PCSrc=111
jret:
Cycle 3:
     PCWrite=1, PCSrc=011
jfnc:
Cycle 3:
     PCWrite=1, PCSrc=010, RAWrite=1, RASrc=1
jfnc@:
Cycle 3:
     PCWrite=1, PCSrc=001, RAWrite=1, RASrc=1
cequ:
Cycle 3:
     SrcA=0, SrcB=01, AluOp=0110
Cycle 4:
     CompWrite=1
```

```
cequ@:
Cycle 3:
     SrcA=0, SrcB=00, AluOp=0110
Cycle 4:
     CompWrite=1
cles:
Cycle 3:
     SrcA=0, SrcB=01, AluOp=0100
Cycle 4:
     CompWrite=1
cles@:
Cycle 3:
     SrcA=0, SrcB=00, AluOp=0100
Cycle 4:
     CompWrite=1
cgre:
Cycle 3:
     SrcA=0, SrcB=01, AluOp=0101
Cycle 4:
     CompWrite=1
cgre@:
Cycle 3:
     SrcA=0, SrcB=00, AluOp=0101
Cycle 4:
     CompWrite=1
lorr:
Cycle 3:
     SrcA=0, SrcB=01, AluOp=0001
Cycle 4:
     MaryWrite=1, MarySrc=01
lorr@:
Cycle 3:
     SrcA=0, SrcB=00, AluOp=0001
Cycle 4:
     MaryWrite=1, MarySrc=01
```

land:

```
Cycle 3:
     SrcA=0, SrcB=01, AluOp=0000
Cycle 4:
     MaryWrite=1, MarySrc=01
land@:
Cycle 3:
     SrcA=0, SrcB=00, AluOp=0000
Cycle 4:
     MaryWrite=1, MarySrc=01
shfl:
Cycle 3:
     SrcA=0, SrcB=01, AluOp=1000
shfl@:
Cycle 3:
     SrcA=0, SrcB=00, AluOp=1000
shfr:
Cycle 3:
     SrcA=0, SrcB=01, AluOp=1001
shfr@:
Cycle 3:
     SrcA=0, SrcB=00, AluOp=1001
load:
Cycle 3:
     MemWrite=0, MemDst=001
Cycle 4:
     MaryWrite=1, MarySrc=00
load@:
Cycle 3:
     MemWrite=0, MemDst=011
Cycle 4:
     MaryWrite=1, MarySrc=00
stor:
Cycle 3:
     MemWrite=1, MemDst=001, MemSrc=00
stor@:
```

Cycle 3:

```
MemWrite=1, MemDst=011, MemSrc=00
```

bkac:

```
Cycle 3:
    SPWrite=1, SPSrc=01, MemWrite=1, MemDst=100, MemSrc=00
```

bkac@:

```
Cycle 3:
    SPWrite=1, SPSrc=01, MemWrite=1, MemDst=100, MemSrc=01
```

bkra:

```
Cycle 3:
    SPWrite=1, SPSrc=01, MemWrite=1, MemDst=100, MemSrc=10
```

swap:

Cycle 3:

MaryWrite=1, MarySrc=10, ShelleyWrite=1, ShelleySrc=10