

1

a

Cache block = $2^{\text{offset-bits}}$ = 2^4 bytes = 2^2 words = **4 words**

b

entries = $2^{\text{index-bits}}$ = 2^6 lines = **64 entries**

c

Total bits for implementation: $2^{\text{index}} * (\text{block size} + \text{tag size} + \text{Valid bit})$

$2^{\text{index}} = 2^6 = 64$ bits

block size = $2^{\text{offset}} = 2^4 \Rightarrow 16\text{bytes} * 8 = 128$ bits

Tag size = $31 - 10 = 22$ bits

= $64\text{bits} * (128\text{bits} + 22\text{bits} + 1\text{bit}) = \mathbf{9664 \text{ bits}}$

Data storage bits: $2^{\text{index}} * \text{blocksize}$

= $64\text{bits} * 128\text{bits} = \mathbf{8192\text{bits}}$

2

a

The cache has a total of $64 * 1024 / 32 = 2048$ cache lines. The only miss occurs is when the 0 byte is accessed, a *cold cache* miss. However, the entire 32 byte line is cached so we get 1 hit and 15 misses. This pattern continues for all $512 * 1024 / 32 = 16384$ blocks in this working set (512KB) which leads to a cache miss rate of $1/16 = 6.25\%$. This miss rate is completely insensitive to the size of the working set and the size of the cache. Only the cache line size plays a role in the hit rate.

b

Cache block size = 16 bytes

8 entries and 1 miss, $1/8 = 12.5\%$

Cache block size = 64 bytes

32 entries and 1 miss, $1/32 = 3.12\%$

Cache block size = 128 bytes

64 entries and 1 miss, $1/64 = 1.56\%$

c

If using two stream buffers are used and we can assume that the cache latency is such that a cache block can be loaded before the computation on the previous cache blocks completion, we can say the miss rate will be 0 (*zero*)

3

a

Number of index bits in a cache = $2^n * (\text{block size} + \text{tag size} + \text{valid field size})$

Cache A

64 KiB = 2^{16}

1 word = 2^0

tag size = $32 - (16 + 0 + 2)$

Number of bits = $2^{16} * (1 * 32 + (32 - 16 - 2) + 1) = 3080192 \text{ bits}$

Cache B

64 KiB = 2^{16}

2 word = 2^1

tag size = $32 - (16 + 1 + 2)$

Number of bits = $2^{16} * (2 * 32 + (32 - 16 - 1 - 2) + 1) = 5111808 \text{ bits}$

b

I think tag size changes?

Cache A

$$64 \text{ KiB} = 2^{16}$$

$$1 \text{ word} = 2^0$$

$$\text{tag size} = 32 - (14 + 0 + 2)$$

$$\text{Number of bits} = 2^{16} * (1 * 32 + (32 - 14 - 2) + 1) = \mathbf{3211264 \text{ bits}}$$

Cache B

$$64 \text{ KiB} = 2^{16}$$

$$2 \text{ word} = 2^1$$

$$\text{tag size} = 32 - (14 + 1 + 2)$$

$$\text{Number of bits} = 2^{16} * (2 * 32 + (32 - 14 - 1 - 2) + 1) = \mathbf{5242880 \text{ bits}}$$

4

a

$$\text{Cycle time} = L1 \text{ hit time}$$

$$\text{Clock rate} = 1 / \text{cycle time}$$

$$L1 \text{ hit time for P1} = .55 \text{ ns}$$

$$P1 \text{ clock rate} = 1 / .55 \text{ ns} = \mathbf{1.81 \text{ GHz}}$$

$$L1 \text{ hit time for P2} = 1.70 \text{ ns}$$

$$P1 \text{ clock rate} = 1 / 1.70 \text{ ns} = \mathbf{.59 \text{ GHz}}$$

b

$$\text{Miss time in cycles} = \text{Main memory access time} / L1 \text{ hit time}$$

$$AMAT = (L1 \text{ hit time}) + [(L1 \text{ Miss Rate}) * (L1 \text{ Miss Time})]$$

$$P1 \text{ miss time in cycles} = 70 / .55 = 127 \text{ cycles}$$

$$P1 \text{ miss time} = 127 \text{ cycles} * .55 \text{ ns} = 69.85 \text{ ns}$$

$$AMAT \text{ for P1} = .55 + (.075 * 69.85) = \mathbf{5.79 \text{ ns}}$$

$$P2 \text{ miss time in cycles} = 70 / 1.70 = 41 \text{ cycles}$$

$$P2 \text{ miss time} = 41 \text{ cycles} * 1.70 \text{ ns} = 69.7 \text{ ns}$$

$$AMAT \text{ for P2} = 1.70 + (.07 * 69.7) = \mathbf{6.58 \text{ ns}}$$

c

Data miss cycle for P1 = $I \cdot 7.5\% \cdot 36\% \cdot 100^* = 2.7I$

Total memory stall cycles = $7.50I + 2.7I = 10.2I$

Total CPI for P1 = $1.00I + 10.2 = \mathbf{11.2 \text{ clock cycles}}$

Data miss cycle for P2 = $I \cdot 7.0\% \cdot 36\% \cdot 100^* = 2.52I$

Total memory stall cycles = $7.0I + 2.52I = 9.52I$

Total CPI for P2 = $1.00I + 9.52 = \mathbf{10.52 \text{ clock cycles}}$

d

AMAT for L2 for P2 = $5.62 + .50 \cdot 100 = 55.62 \text{ clock cycles}$

AMAT for L1 for P2 = $1.70 + .07 \cdot 100 = 8.7 \text{ clock cycles}$

AMAT for P2 = $55.62 + 8.7 = \mathbf{64.32 \text{ clock cycles}}$

The addition of L2 results in a longer AMAT

e

L2 cache whole data miss cycle for P2 = $I \cdot .50 \cdot .36 \cdot 100^* = 18I$

Total memory stall cycles for L2 for P2 = $50I + 18I = 68I$

Total CPI for L2 for P2 = $1.00 + 68 = 69$

Total CPI for P2 with L1 and L2 = $69 + 10.52 = \mathbf{79.52 \text{ clock cycles}}$

f

When using the L2 cache with P2, P1 is faster because of L2's poor performance

5

a

0 Hits

b

1 hit

6

Page Table size = Number of page table entries * Size of a page table entry
Page table size = $2^4 * 2^{20} = \mathbf{16\ MiB}$

Number of memory references = Number of page table entries
= 2^{22}

a

- The first reason for entry 2's valid bit to be set to 0 is if process context switch occurs. In this case, the access will not be given to the valid ID 2
- The second reason for entry 2's valid bit to be set to 0 is if the page is not present in the memory (along with the valid bit, the dirty bit is 0) and a true page fault occurs

b

When instruction writes to VA page 30, a TLB miss will occur. The steps that take place are ...

- Copy the page in TLB from memory because of the TLB miss for page 30
- Replace page in TLB
- Write instruction for that page and set the modified bit

A Software managed TLB is faster where there are not many TLB misses that occur and the instructions to resolve the miss live in the L1 cache.

c

When instruction tries to write to VA Page 200, nothing will happen because the location is protected by RO (Read-Only).