TOSHIBA MOS MEMORY PRODUCTS

1024 WORD x 4 BIT STATIC RAM

TMM2114AP-12 TMM2114AP-15

DESCRIPTION

The TMM2114AP is a 4,096 bits static random access memory organized as 1024 words by 4 bits and operates from a single 5V power supply. Toshiba's high performance device technology provides both high speed and low power features with maximum operating current of 60mA and maximum access time of 120ns/150ns. The memories with 6Tr. cells are fully static in operation and require no clocks or refresh periods. Therefore the TMM2114AP is most

suitable for use in microcomputer peripheral memory where high performance, lower cost, simple interfacing are required

The TMM2114AP is fabricated with N channel silicon gate depletion load type MOS technology by ion implantation for high speed, high performance and high reliability.

The chip is moulded in the standard 18 pin plastic package with 0.3 inch width.

FEATURES


- 1024 Word x 4 Bit organization
- Fully static operation
- Single 5V supply voltage
- All inputs and outputs: Directly TTL compatible
- Three state output: Wired OR capability
- · Common data inputs and outputs

- 2114A type pin compatible
- Fast Access time and Low Operating Current (Max.)

	TMM2114AP-12	TMM2114AP-15
tACC(ns)	120	150
ICC(mA)	60	60

 Input protected: All inputs have protection against static charge.


PIN CONNECTION (TOP VIEW)



PIN NAMES

$A_0 \sim A_3$	Column Address Inputs
A4 ~ A9	Row Address Inputs
1/01 ~ 1/04	Data Input/Output
CS	Chip Select Input
WĒ	Write Enable Input
Vcc	Supply Voltage
GND	Ground

BLOCK DIAGRAM



-71-

TOSHIBA

TRUTH TABLE

	CS	WE	D _{IN}	D _{OUT}	MODE	-
	_ H		. *	High Impedance	Non-decode	,
	_ L	н.	*	Data Output	Read	
1	L	L	H/L	Data Input	Write	

^{*} Lor H

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	Supply Voltage	-0.5 ~ 7.0	· ·
V _{I/O}	Input/Output Voltage	-0.5 ~ 7.0	V
_ Topp	Operating Temperature	0 ~ 70	°C
TSTG!	Storage Temperature	-55 ~ 150	- · · · · · · · · · · · · · · · · · · ·
TSOLDER	Soldering Temperature • Time	260 · 10	°C · sec
PD	Power Dissipation (Ta = 70°C)	850	mW

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	l	MIN,	TYP.	MAX.		UNIT	٦
V _{IH}	Input High Voltage		2.0		V _{CC} +1.0		V	-
V _I L	Input Low Voltage		-0.5	·	0.8		V	
Vcc	Supply Voltage		4.5	5	5.5	†	- · · · · · · · · · · · · · · · · · · ·	

DC CHARACTERISTICS (Ta = $0 \sim 70^{\circ}$ C)

SYMBOL	PARAMETER	CONDITIONS	MIN,	TYP,*	MAX.	UNIT	
կլ	Input Leakage Current	V _{IN} = 0V ~ 5.5V	-10		10	μА	
VoH	Output High Voltage	I _{SOURCE} = -1.0mA	2.4	_		v	
VoL	Output Low Voltage	I _{SINK} = 2.1mA	_		0,4	V	
1 _{LO}	Output Leakage Current	$\overline{CS} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ $V_{OUT} = 0.0V \sim 5.5V$	-10	-	10	μА	
Icc	Supply Current	I _{OUT} = 0mA			60	mΑ	

^{*} Ta = 25°C, V_{CC} = 5V

AC CHARACTERISTICS (Ta = 0 \sim 70°C, V_{CC} = 5V \pm 10%, 1-TTL Gate & C_L = 100pF, t_r , $t_f \leq$ 10 ns)

READ CYCLE

634345		DA DAMETER	TMM2114AP-12 TMM					лм2114AP-15		
SYME	SOL .	PARAMETER	MIN.	TYP,*	MAX.	MIN.	TYP.*	MAX	UNIT	
^t RC	•	Read Cycle Time	120		_	150		_	าร	
1 _{ACC}		Access Time	_		120	_	-	150	ns	
tco		Chip Select Time	-		70		_	70	ns	
tcx		Output Active from CS	10	_	_	10			ns	
top		Deselect Time	0		35	0		40	ns	
ton		Output Hold From Address Change	20			20	. –		ns	

^{*} Ta = 25°C, V_{CC} = 5V

WRITE CYCLE

CVMDOI	DADAMETED	TMM2114AP-12			TM	LINET		
SYMBOL	PARAMETER	MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX,	UNIT
twc	Write Cycle Time	120	-		150	_	-	ns
lwp	Write Pulse Width	70	_	·	90	_	·	ns
twn	Write Recovery Time	0	-		0	_		ns
lopw	Output High Z From WE	0	-	35	0		40	ns
1 _{DS}	Data Setup Time	70	-	_	90	_		ns
t _{DH}	Data Hold Time	0	-		0			ns
t _{AW}	Address to Write Setup Time	G			0			ns

^{*} $Ta = 25^{\circ}C$, $V_{CC} = 5V$

CAPACITANCE (Ta = 25°C, f = 1MHz)


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
CIN	Input Capacitance	V _{IN} ≃ AC Ground	_	-	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = AC Ground	_	-	10	pF

Note: This parameter is periodically sampled and not 100% tested.


TOSHIBA

TIMING WAVEFORMS


• READ CYCLE



• WRITE CYCLE [1] *(1)



WRITE CYCLE [2] *(1)




Note *(1): A write occurs during the overlap of a low $\overline{\text{CS}}$ and low $\overline{\text{WE}}$.

And twp is specified as the logical 'AND' of $\overline{\text{CS}}$ and $\overline{\text{WE}}$.

*(2): If the CS low transition occurs simultaneously with or latter from WE low transition, the output buffers remain in a high impedance state in this period.

OUTLINE DRAWINGS



Note: All dimensions are in millimeters. Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 18 leads.