```
8) write VHDL code for the following:
 i) testbench for a 2 bit comparator
Solution
      library IEEE;
      use lete. std-logic-1164.all;
     use ieee std-logic-unsigned.all;
     use tere. sta- logic - arith.all;
      entity comparator-th is.
      end comparator-tb;
      architecture TB of comparator-this
         component comparator
           port (A: in sta-logic-vector (1 donosto 0);
                  B: in std_logic_vector (1 downto 0);
                 lus: out std-logic;
                 equal: out etd-togic;
                 greater: out sta-log(c);
        end component;
       signal A,B: std-logic-vector (1 dononto 0):= "00";
       signal lus, equal, quatre : sta-logec;
      begin
       unt: comparator portmap ( A, B, Iers, equal, greater);
       process
        begin
       A <= "00";
        B <= "00";
       wait for 10ms;
       A <= "00"
      B <= "01"
      wait for 10ms;
```

```
A <= "01"
   B <= "01"
   wait for 10m;
    end process;
   end TB;
n) Jk Flip Flop
  library IEEE;
  use iece. std_logic_1164, all;
  use ieee. std_logic-arith.all;
  use iece. std_logic - unesqued, all;
  entity JKFF 15
    port (1: in std-log(c;
         k: in sta-logic; illin Lall - sipor size size
        cle: in std-logic; ille standard
        Q: mont 8td-logec; la har file says bell side
        QN: inout Std-log(c);
  end JKFF
                        w william Wales ported
          something the state of the No wise I suggested
  architecture JKA of JKFF is
  begin 1 1/221 - to the min with
   proces (elk, o/k)
     begin
        of (clk=1) and clk'event) then
        Ef (J=0' and k='0') then
         Q <=Q;
           RN <= RN;
                               was all I was si
       elsif (J='0' and k= '1') then
         Q <= 11';
          QN <= 101;
                                 14 1 1 2 XXX 1 1
```





