Basic CMOS Technology

The four CMOS Technologies are:

> n-well Process, p-well Process, twin tub process, silicon on insulator


J 1) n-well Process (refer to diveg) A common approach is to start with a lightly doped p-type substrate (wafer), create the n-type well for p-channel device and build a n-channel transistor in the native psubstrate (fig-a). The first mask defines n-well; p-ch transistor will be fabricated in this well. Ion implantation or deposition and diffusion are used to produce the n-well. Thext mask is "active" mask, it defines where areas of thin oxide are needed to implement transistor gates & allow implantation to form p- or n- type diffusion for transistor S/D regions (fig-b) Channel stop is then completed This uses p-well mask. It dopes the p substrate im areas where there are no n-transistors p+ using a photo resist mask) (fig-c) This prevents the conduction between unrelated transistors S/D.) Photo resist mask is striped leaving the previously masked SiO2/SiN sandwich defining the active regions. (The thick field Oxide is then grown in areas where the SiN layer is absent. (fig-d) (This oxide construction is called LOCOS-Local Oxidation of silicon. Defining poly gate involves covering the surface with poly and etching the required pattern.(fig-e) An n+ Mask is then used to define the areas to be implanted with n+. Hence a thin oxide area exposed by the n-plus mask will become an n+ diffusion area (fig-f). Austrad of using one simple differion or Implostation Step & mask to produce S/Decgions, complicated structures are used such as LAD [hight] dooped drain skucture] 95 Shown in [tig-g] Ethy consist of a shallow n-LDD Implool-that covers the S/D segions where there is no poly (normal s/p region) > A spacer oxide 15 then grown over polylilicon gate. > (Hext Step uses the complement of the P-blus mask) although an extro mask 1, Dormally not needed. The absence à an n+ regions over a this oxide areas dodicate that the area will be a pt diffusion or b-active P-active in nowell defines tousible to transistors & pires as shown in Aig-h. contact cuts are then defined. This dovolves etching any Sion down to surface to be contacted. (teg. i) The allows metal (new step) to contact differsion regions or foldigilican ordios?)

Thetallization is then applied to the surface & selectively etched (teg-i) to produce circuit toterconnections.


bood tady are etched to allow for wire booding. Pawivahou that can modify circuit behavious in deleterious ways.

> The finished H-well process 1> shown in fey 3.8 (c)


Man Shale



The channel-stop implant is usually then completed. This uses the p-well mask (the complement of the n-well mask). It dopes the p-substrate in areas where there are no n-transistors p⁺ using a photoresist mask (Fig. 3.7c). This, in conjunction with the thick field oxide that will cover these areas, aids in preventing conduction between unrelated transistor source/drains.



where the SiN layer is absent. The oxide grows in both directions ver-



Hisell process

Through ydd Substra

contact

>Topside coonection 1

prefered -> As 11 so

parasitic Capacitance

FIGURE 3.8 Cross section of a CMOS inverter in an n-well process

all allow the street of apportments of

The P-well process

The P-well process

except that a p-well 1/ dropplanted rather than an n-well process,

> first masking steps defines P-well englands.

This is followed by low-dose boron implant driven in by a

them temperature step for the formation of P-well.

> The well depth is aphinized to ensure against n-substinate to nt


diffusion breakdown, without compromising P-well to ptsoponal

> Hext Step to define devices d'other diffusions;


> to grow fluid oxide > contact cuts > Metaligation


to an n-well mask in an n-well process.


1 > A pt mask 1, used to define the P-channel transstor &



CROSS SECTION OF PHYSICAL STRUCTURE








Typical processing steps. [7- Well CMOS Process]

- D PTUB Mask: Define, the area, in which the deep P-well differsion are to take place.
- Define, thinoxide Mask! Define, thinox ecgions, namely those oreus where the thick oxide is to be Shripped and thin oxide grown to occomodate P- & n-brandistor and wires.
- 3 Polysilicon mask: Used to fatten the polysilicon which is deposited after the thin oxide.
- a P-blus Mask: A p-blus mask is used to define all areas
 where p-differsion is to take place.
- B P-plop Mask (negative)? They is oscially performed owing the negative forms of the p-plop mask and defines those areas where n-type differion is to take place.
- @ Contact Mask: used to define contact cuts.
- on Thetal Mask: The metal layer forther , defined by this

on Steps Involved in typical newell process



ophinization of the fitthe and plant voltage, body effect of the gain associated with 0- and p-devices to be Independently ophinized. > Generally, Starting material is either an ot or of substrate with a lightly dooped epitoxial or epitoyer which is used protection against latebup. ्के ने नार्येश्वर .

To serow bigh tority n' substrate silicon layer of controlled V_a contact

used for protection against

Latch ub

CMOS process cross section FIGURE 3.10 Twin-well

ness with accurately determined dopant concentrations distributed homogesequence, which is similar to the n-well process apart from the tub formation determined by the dopant and its concentration in the silicon. The process neously throughout the layer. The electrical properties of this layer are where both p-well and n-well are utilized, emails the following steps:

- Tub formation
- Thin-oxide construction.
- Source and drain implantations.
- Contact cut definition.
- Metallization.

Since this process provides separately optimized wells, balanced perferfrom the active and n-plus masks. The cross-section of a typical twin-tub of threshold adjust steps is included in this process. These masks are derived required) are also included. structure is shown in Fig. 3.10. The substrate contacts (both of which are mance n-transistors and p-transistors may be constructed. Note that the use