


CMOS Fabrication




- · Requires n-well for body of pMOS transistors
- Substrate must be tied to GND and n-well to VDD
- Metal to lightly-doped semiconductor forms poor connection
- · Use heavily doped well and substrate contacts / taps





1)

- · Start with blank wafer
 - · Build inverter from the bottom up
 - · First step will be to form the n-well
 - Cover wafer with protective layer of SiO2 (oxide)
 - Remove layer where n-well should be built
 - Implant or diffuse n dopants into exposed wafer
 - Strip off SiO2



- Grow SiO₂ on top of Si wafer
 - 900 1200 C with H₂O or O₂ in oxidation furnace


2)




- · Used for lithography.
- Lithography is a process used to transfer a pattern to layer on the chip. Similar to printing process.
- Spin on photoresist (about 1 mm thickness)
 - Photoresist is a light-sensitive organic polymer
 - Positive Photoresist: Softens where exposed to light
 - Negative Photoresist: Harden where exposed to light, Not used in practice generally.

	Phot	tore sist
	SiO ₂	
p substrate		

- · Expose photoresist through n-well mask
- · Strip off exposed photoresist



- · Etch oxide with hydrofluoric acid (HF)
 - Seeps through skin and eats bone; nasty stuff!!!
- · Only attacks oxide where resist has been exposed




6)


- · Strip off remaining photoresist
 - Use mixture of acids called piranah etch
- · Necessary so resist doesn't melt in next step



- · Typically use p-type substrate for nMOS transistors
- · Requires n-well for body of pMOS transistors



- · n-well is formed with diffusion or ion implantation
- Diffusion
 - Place wafer in furnace with arsenic gas
 - Heat until As atoms diffuse into exposed Si
- Ion Implantation
 - Blast wafer with beam of As ions
 - Ions blocked by SiO₂, only enter exposed Si




- · Strip off the remaining oxide using HF
- · Back to bare wafer with n-well
- · Subsequent steps involve similar series of steps




- · Deposit very thin layer of gate oxide
 - < 20 Å (6-7 atomic layers)
- · Chemical Vapor Deposition (CVD) of silicon layer
 - Place wafer in furnace with Silane gas (SiH₄)
 - Forms many small crystals called polysilicon
 - Heavily doped to be good conductor

10)

· Use same lithography process to pattern polysilicon




- Use oxide and masking to expose where n+ dopants should be diffused or implanted
- · N-diffusion forms nMOS source, drain, and n-well contact




- · Historically dopants were diffused
- · Usually ion implantation today
- · But regions are still called diffusion

11)



13_)

· Strip off oxide to complete patterning step



 Similar set of steps form p+ diffusion regions for pMOS source and drain and substrate contact

p+ n+ n+ p+ n+ n well

- · Now we need to wire together the devices
- · Cover chip with thick field oxide
- · Etch oxide where contact cuts are needed

Contact

Thick field oxide

p substrate

15)

- · Sputter on aluminium over whole wafer
- · Pattern to remove excess metal, leaving wires

