



Nonrestoring Tristate


- Transmission gate acts as tristate buffer
 - Only two transistors
 - But *nonrestoring*
 - Noise on A is passed on to Y




- Tristate inverter produces restored output
 - Violates conduction complement rule
 - Because we want a Z output



- Nonrestoring mux uses two transmission gates
 - Only 4 transistors






Restoring gates mux













Transmission Gate Notes

Transmission Gate





$$V_d = V_{DD} - V_i$$





Transmission Gate Notes

Transmission Gate



nMOS
 $\mu = 1$




pMOS
 $\mu = 0$




nMOS



pMOS
 $\bar{g} = 0$



nMOS



$$V_d = V_{DD} - V_t$$



$\bar{g} = 1$

$s = 0$ — $\bar{g} = 1$ — $d = \text{strong } 0$

$\bar{g} = 1$

$s = 1$ — $\bar{g} = 1$ — $d = \text{weak } 1$

pMOS



$\bar{g} = 0$

$d = 0$ — $\bar{g} = 0$ — $s = \text{weak } 0$

$\bar{g} = 0$


$d = 1$ — $\bar{g} = 0$ — $s = \text{strong } 1$

EN = 0

EN = 0

EN = 1

pMOS



$$V_s = V_i$$



$$V_s = V_{DD}$$

$$d = 0$$

$$s = \text{weak } 0$$

$$d = 1$$

$$s = \text{strong } 1$$

$$EN = 0$$

$$A = 0$$

$$Y = 0$$

$$EN = 1$$

$$EN = 1$$

$$A = 0 \quad Y = \text{strong } 0$$

$$EN = 0$$

$$A = 1$$

$$Y = 1$$

$$EN = 1$$

$$EN = 1$$

$$A = 1 \quad Y = \text{strong } 1$$

$$EN = 1$$

$$A$$

$$Y$$



$$EN = 0$$

$$EN = 0$$


$$A \quad Y$$

2:1 mux


- Nonrestoring mux uses two transmission gates
 - Only 4 transistors



(c) Sum of products circuit




(d) Circuit with transmission gates




When $S=0$, $\bar{S} = 1$, then, PMOS and NMOS of B will be ON and $Z = A.0 + B.1 = B$

When $S=1$, $\bar{S} = 0$, then, PMOS and NMOS of A will be ON and $Z = A.1 + B.0 = A$

4:1 Mux



S_1, S_0	Y
00	A
01	B
10	C
11	D




When $S_1=0, S_0=1$,
B and D turns ON, and,
When $S_0=0, S_0=1$,
D is selected and
appears at the output.

When $S_1=1, S_0=0$,
A and C turns ON, and,
When $S_0=0, S_0=1$,
C is selected and
appears at the output.

When $S_1=0, S_0=1$,
B and D turns ON, and,
When $S_0=1, S_0=0$,
B is selected and
appears at the output.


When $S_1=1, S_0=0$,
A and C turns ON, and,
When $S_0=1, S_0=0$,
A is selected and
appears at the output.




$$S_1 S_0 C S_0 + B S_1 S_0 + A S_1 S_0$$

Transmission as a logic gates

① XOR




② XNOR




$$AB + \bar{A}\bar{B}$$

$$\text{Not}(A \oplus B) = \text{XNOR}$$

③



V+




④

NAND


A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

⑤



OR gate



⑥



NOR

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0




D Latch



D-Flipflop



clk	D	Q	Q'
1	1	↑	
1	0	0	
0	x	previous value	



D-Flipflop

