

Scanned by CamScanner

Analytical Delay Models :-Depresents the load capacitance by a step waveform of tig (shows, Vourth) is driven by a step waveform of Vi-(t) 1. Vin(t). The trajectory of the n-transittor Operating point as the input voltage, Vin (t) charges from zero volts to VDD.

when the n-device is cut if and the load capacitor CL is Chayed to UDD and it is represented by X10n the Character stic curve and out the input of inverter Charges the trajectory is operating point to X2. and then trajectory is moves on the Vg= VDD characteristic curve is toward point X3 at the onsin. ty & factime consists & two circervals: 1. t_f = period during which the capacitor
Vertage Vout drops from 0.9 VDD to (VDD - Vtn).

2. t_f = period during which the
capacitor vortage Vout, drops from

(apacitor vortage Vout, drops from (UDD - Vtn) to OII VDD. The equivalent arcuits for the full and rise-time determination Pederice. d p-device input rising Ic Voul- (t) - Low (+) ndence (1) sat -Josn Sat - 8 Vour VDD to o & Vous Vop-Vth

generall The cohile in Saturation, CL dvout + Pn (VDD-Ven)=0 Integrating from t=t, corresponding to Vout=0.9VD to t=t2 Corresponding to Vout=(VDD-Vtn) $t_{f_1} = 2 \frac{C_L}{\beta_n (v_{DD} - v_{Ln})^2} \int_{V_{DD}}^{0.9V_{DD}} dv_{out} = \frac{2C_L (v_{Ln} - 0.(v_{DD}))}{\beta_n (v_{DD} - v_{Ln})^2}$ when the decis begins to operate and no linear region, the duchange current is no longer constant. The time that I have discharge the capacitor voltage trom (VDD-Vtn) to 0.1 VDD NDD Vtn dvout to = CL Bn (VDD-Vtn) 0.1VDD $= \frac{CL}{\beta_n (V_{DD} - V_{En})} \ln \left(\frac{19 V_{DD} - 20 V_{En}}{V_{DD}} \right)$ $t_{f2} = \frac{CL}{\beta_n V_D D (1-n)} \ln (19-20n)$ where n= Ven/VDD. The complete term for the factime type is $t_7 = 2 \frac{CL}{p_n v_{DD}(1-n)} \left[\frac{(n-0.1)}{(1-n)} + \frac{1}{2} ln \left(\frac{19-20n}{1} \right) \right]$ ty = K × CL | The delay is ale to | bad Capacitance |

Secondly, it is inversely proportion to Supply voltage. ty = ECL Bn VDI) k = 3 to 4 values k VDD = 3 to 5 volts. Vtn = 0.5 to 0 Volts. Ven = 0.5 to 01 Voit.

There 3 points form the imos disigner troncil to ling.

Joe delay is directly proportional high Speed

Load Capacitance. To achieve high Speed circuit one has to minimize the loud capacitance seen by gate. Secondly, the delay is inversely propor-tional to supply voltage. @ As the Supply voltage is raised the delay time is reduced. Thus lowering

the Supply voltage on a circuit will · seduce the speed of the galis in

Finaly, the delay is invertely proportional to the post the driving transition. As the width of a transition is delay for delay for that transition

Falltine (signer) P-duice (n-device. CL Nonsaturated Vour < VDD Sat: Vour < 1 Vtpl Due to the symmetry of the cmos det, we can obtain for tr (rise time). $t_r = 2 \frac{c_L}{\rho_P V_{DD} C_1 - P} \left[\frac{(p_{-0.1})}{(1-p)} + \frac{1}{2} ln (19-20p) \right]$ with P= |V+p| & $t_r = 3 \rightarrow 4 \frac{V_{DD}}{C_L}$ for equally sized n xp transistors B=2Bp 1 ty = tr The feel time is faster than rue time, due différence Carrier mobilities associated with p x n devices (m= 2 mp)

Sam open on-If a metal line and do we have to approximately sine verter rise & face time for an inverter BO = 1 Thus the Channelwidth for pdesice must be increased to appr two or 3 times ratio required to achieve equal rise of face times, an accurate ratios of per is possible must be known. that of the n-device Delaytime?

The delay of a single on conscious of by the output note gate is dominated by the output and fall time. $t_{av} = \frac{t_r}{2}$ so $t_{ay} = \frac{t_f}{2}$ An atternative formulation is given by. Lohere, An is a process constant for a specific supply. Voitage. AN $b = \frac{1}{V_{DD}(1-n)} \left[\frac{2n}{1-n} + \ln \left(\frac{2(1-n)}{V_0} - \frac{V_0}{V_0} \right) \right]$ belie n-Vin , Vo = Vour

Vop=5V, Vout a-rvocks, AN Woods specific Supply $\frac{A_p}{V_{00}(1+p)} \left[\frac{-2p}{1+p} + \ln \left(\frac{2(1+p)-V_0}{V_0} \right) \right]$ VDD = 25, Ap -> 0.283. The Average of all delay for riving and falling transition is Empirical Delay Models— a circuit simulator is model, a circuit simulator is question.

In empirical delay model, a circuit simulator is question.

used to model the inverter or gate in question.

and measured values are back substituted into and measured values are back substituted into appropriate delay equations tar = Ap CL Pp. t df = AN CL Bn D and for simulation wp = 2 cmp Given tappite Ap = tdr-spice \(\frac{\betap}{C_L} = -52 \times \frac{109}{0.5 \times \frac{1}{0.5 \times \frac{1}{0.5 \times \frac{1}{0.5}}}{0.5 \times \frac{1}{0.5 \times \frac{1}{0.5}}} \] AN = top Spice Bn = 0.45x109 x 4.04x104 D-5 X1512 ~ 0.36

Gate Delays

The delay & Simple gates may be approximated by Constructing an equivalent inverter.

en!-3-cipul NAND gale. Y=A+B+ Y=ABC: Y=A+B+E.

A B HIS

Brieff = 1 + 1 + 1 Bri Briz Bris For Priz Priz Priz Priz

Beff - Bp

for Bp = 0.3 Bn.

 $tr = \frac{k CL}{0.3 \beta n^{V}DD} \cdot tf = \frac{k CL}{\beta n} \cdot \frac{CL}{3} \cdot \frac{\beta n}{3} \cdot \frac{VDD}{3}$ $tr = \frac{k KL}{5 \sqrt{3} \sqrt{3}} \cdot \frac{k \sqrt{3}}{\sqrt{3}} \cdot \frac{VDD}{\sqrt{3}}$

= 1

· Series transistor Connection ex! - 3 n-Tr in series Othree Transistors à same width & leight is Series brought closer together. 3) The resulting transistor has a length and hence Escries = K CL which is, 3 times the Lelay time for on general, the fact time to is mtg for m n-transistons in Series.

The ruise time to too K.p. transcitors on series is kty. on Companson, the fall time 't's for a parallel Connection of transistors is tylm for on-transistors in parallelity all the transistors are turned on simultaneously. P For K p- transistors in parallel the transistors are turned on simultaneously the rise time is tolk for k devices in parallel it call transistors are turned on si multaneously.

105 - Gate Transistor Sibing Cascaded complementary inverters To approximate the same rise and fall times for an inverter, for current cmos process, we must make $\omega_p \approx (2 \rightarrow 3) \times \omega_n$. wp > channel width & p-device - n-device Tinv-pair > 1000 a Do Do Idischarge T 3 Ceq. cop=2wn cmos inverter pair timing response. Schange Prieg. Paicharge 1 2 Ceq The delay response for an inv pair with Wp = 200n of given by tin pair of the trise 2 Ceq +2R 3 Ceq +2R 3 Ceq of 3RCeq + 3RCeq.

R > effective "on" resistance q a unit "9) n-transistor & Ceq = Cg + Cd by the Capa q a unit-sijed gate and drain region: The invester pair delay, with wp=wn is tov-pair & tour + toise. × R2 Cen + 2R2 Ceq. & GRieg. thershold vortage Vinv. The Vinv is given by Vinv = VDD + Vtp + Vtn / Bp Variation Vmy with Folkpratist V+n V+p Pn Bp 0.7 -0.7 1 1 $\mathsf{V}^{\mathtt{D}\,\mathtt{D}}$ 0.7 -0.7 05 1 5 2.2 1.5 0.5 -0.5 p.67 0.5 -0.5,0,5 0.5.1.32 Vin v for these & ratios. 2 154. Variation in Vinv drive any when the circuits have to drive any when the around have load, this optimitation significant routing load, no transmit does not apply and nx p transitions
should be sixed to greed equal ouse & faul times

ascaded pseudo-nmos inverters: Jela 3Re Johnnye Jeeg Jainhaye Jeeg the approx delay for a pair & investers is tinv-pair ale 6R ((g + 2(d) + R (cg + 2(d)) X TRCeq Ceg = Cg + 2 Cd speed may be improve by sacrificing noise margine (making the pullup stronger), Stage Ratio :-

n-Stayes.

- 9+ is desired to drive large lead Capacitances such as long buses, Ifo buffers, or pads and off-chip capacitive loads.
and it is achieved by using a chain q inverters, à where each successive inverters is made larger than previous one until me last in verter in the chair car drive les large load in the time regid.

1

Ę

tel

emt ant Inir) depends on the Ratio of internal to enternal load and is constant ane for a given load and process. Stage Ratio -> a 100 k+ aops appe = e apps. k = intrinsic output load capacitance and gate capacitance z an inverter. Power Dissipation :-Two Components that establish the amount a power dissipated in a cmos circuit. (a) Static dissipation - Due to leakage current or other current drawn Continuously from the power supply. Dynamic Dissipation - switching transient current charging of load Capacitorses Static Dissipation: - no input = o, ente n-device a of x p-device is 'ON' and output voltage is upp or logicil'. when input =1, lete associated n-channel durce à brased on & P-ch der ce is It' The output voctage is 'o' volts. (mos inverter model one & the transis for is for static Power dissipation. always 10ff I when the gate y either & then loric states

and there is no DC convent parts fre Von to Vss and resultant quiscent (Steady - Borrerot State) accuent & hence (Static) due to reverse bias leakage blio regi diffusion regions & the Substrate. I redevice -> Subthershold Conduction can contribule to lue static dissipation. model describing Parasitic diodes Present in amos inverter P-Substralé 1 The Source - drain diffusions and the n-well diffusion form parasitic diodes. on the model, a parasitic d'ode is Shown Ho n-well and fulstrate. Since parabitic diodes are reverse biased, only their leatinge Current Contributes to static power dissipation. The leakage cement is described by
the diode egn
b=is(equ/kT) = reverse Saturation current. V= diode current. Q= electronic Charge (1-6× 1019c)

- Boltamann's Constant (1.38 x10 23 T/K) 7 - Temperature The Static power dissipation is the moduct of the device leakage current and the supply voltage 1s - 10.1nA to 0.5nA device at room leng. The total static power dissipation, Ps is obtained from. Ps = 5 leakage cullent x Supply voltage. n = no b devices. en! - static power dissipation due to leakage for an inverter operating atsiv à Holona no. ex! - A desice . Pp = 30 MA/ UZ SIBN = 85 MA/ VZ Ven= |Vep = 0.74,055v) calculate static power diri pation 7 a 31x32 Rom which Contains a 1:32 pseudo -nmos row decoder & pmos pullups on the 32-bit lines. } au pmos punues The aspect ratio one row de coder is on x [w] i 1 32 = 16 at any time 32 Scurce (po(Vgs-Vt)2) q cument Arg: pmos load can I land = (30(5-0.7)2) = 277MA! Pland = (277 MA X 5) Protal = 17 XI.4mw = 1.4 mw 32 = 23.6 mw.

Scanned by CamScanner

Dynamic Dissipation :-During transition from either 10 67. or alternatively from 1 to 0 both n's P transistors are on for a Short penio 9 time. and this results in a Short current pulse from VDD to VSS De unent pulse from Vop to Vss result in a "short craint dissipation that is dependent on the isput noc | fautime, the load Capacitance & geste design. 8/1 (1) Vidspoo. Vidsnoo Ideno. 文 Vss. 5V Widspor . Idsp'o Short circuit current Capacitor current ' Thort circuit Idono Vidsnor Capacitor capautor current. A Short araul arrect Short when Scanned by CamScanner