

## DRC (Design Rule Check)

### Objectives :-

\* Design rule check is to achieve a high overall yield and reliable for the design.

① A Completed layout consists not only of the geometric representation of the design, but also data that provides support for the manufacture of the design.


② DRC do not validate that the design will operate correctly, they are constructed to verify that the structure meets the process constraints for a given design type and process technology.

③ DRC software usually takes as input a layout in the GDS II standard format and a list of rules specific to the semiconductor process chosen for fabrication. and it produces a report of design rule violation that the designer may or may not choose to correct.

④ DRCs in IC design include:


- ① Active to active spacing
- ② well to well spacing
- ③ minimum channel length of the Transistor
- ④ metal to metal spacing
- ⑤ minimum metal width
- ⑥ metal fill density
- ⑦ ESD & I/O rules
- ⑧ Lambda based design rules

(1) Nwell



minimum surface area of the well is  $144 \times 2$

(2) Design rules for n-diff and p-diff



① minimum  $n^+$ -diff and  $p^+$ -diff width is  $2\lambda$ .

② minimum spacing between two  $n^+$ -diff and  $p^+$ -diff is  $3\lambda$ .

③ Extension of n-well after  $p^+$ -diff is  $6\lambda$ .

④ minimum spacing between  $n^+$ -diff and n-well is  $6\lambda$ .


⑤ Border of well after  $n^+$ -bias in  $n^+$ -well is  $2\lambda$ .

⑥ Distance between n-well and  $p^+$ -bias is  $6\lambda$ .


## DRS for wires (conduction path)

Design rule specify the minimum distances and width of the wires to be followed in fabrication.


- ② For metal 1, min width should be  $3\lambda$  and min separation from another metal 1 wire is  $3\lambda$ .
- ③ For metal 2, min width should be  $4\lambda$  and min separation from another metal 2 wire is  $4\lambda$ .




- ④ For polysilicon wire the min width is  $2\lambda$  and minimum separation from another poly wire is  $2\lambda$ . and it is called as poly-poly separation.




- ⑤ If the wires are P & n-diff wires, min width of each wire is  $2\lambda$  and min separation n-diff & another n-diff is  $3\lambda$  and same valid for p-diff.



- ④ minimum separation between n-diff / p-diff wires and polysilicon wire is  $1\lambda$



n-MOSFET



p-MOSFET



Depletion MOSFET



### Construction rules for transistors


#### Design Rules for Contact Cuts

- ① Contact cuts are also known as Via cuts. cuts are  $2\lambda$  and  $2\lambda$  dimension.

② They are used to connect two wires on different layers.

③ The material on both layers to be connected extends  $1\lambda$

in all directions making total contact size  $4\lambda \times 4\lambda$



- Contact cut types are

- ① n/p diffusion to polysilicon
- ② polysilicon to metal 1
- ③ n/p diffusion to metal 1
- ④ metal 1 to metal 2





## Stick Diagrams :-

Stick diagrams provide a top view of the layout patterns. It is a simplified version of the layout and routing of integrated circuits.

On stick diagram, every line of a conducting material layer is represented by a line of distinct colour. The colours allow us to trace signal flow paths through the conducting layers in a complex integrated circuit. planning a stick diagram before going to CAD tool save lots of time and energy.





Stick diagram include:

- ① It act as an interface between symbolic circuit and the actual layout.
- ② It does show all components/Vias.
- ③ It shows relative placement of components.
- ④ It goes one step closer to layout.
- ⑤ and it helps to plan the layout & routing.

Stick diagram does not show


- ① Exact placement of components.
- ② Transistor sizes.
- ③ Wire lengths, wire widths, hub boundaries.
- ④ Any other low level details such as parasitic, etc.

- ⑤ It is a cartoon of a layout and it is used to solve routing problems.



NAND

Fig 3.7: Sample layout of NOR2 & NAND2 gates



[Fig: 3.5]

CMOS inverter

fig: 3.5! Complete mask layout of CMOS inverter

A.