

# Analog Discovery 2™ Reference Manual

Revised September 14, 2015

This manual applies to the Analog Discovery 2 rev. C

## Table of Contents

Table of Contents .....	1
Overview.....	3
1 Architectural Overview and Block Diagram.....	4
2 Scope.....	7
I D G	
B	
O	
D	
C G	
ADC	
A	
D	
C	
3 Arbitrary Waveform Generator .....	23
A G DAC	
A G O	
A G I	
A G O	
A	



Overview

The Digilent Analog Discovery 2 developed in conjunction with Analog Devices is a multi

A D

D



The Analog Discovery 2.

A D

M

A D

hardware s features and limitations It is not intended to provide enough information to enable complete

A D

A D

- A
- N
- I
- B

B A D A D




Figure 1. Analog Discovery 2 pinout diagram.

## 1 Architectural Overview and Block Diagram

A D

FPGA C L L F F A D

programs the Discovery's FPGA at start

O FPGA D PC

F B F FPGA

A D

**Analog Input** **Analog Output**

D

**Scope** use S indexes to indicate they are related to the scope

**AWG** use AWG indexes and signals in the **Digital**

D F

retain naming conventions Analog voltages are prefixed with a V for			IN M		
B F ADC		C A G			
	P N		F		
<b>Analog Inputs/Scope</b>					
<b>Input Divider and Gain Control</b>				H	
	FPGA				
<b>Buffer</b>					
<b>Driver</b>				ADC O	
<b>Scope Reference and Offset</b>					
<b>ADC</b>					
<b>Arbitrary Outputs/AWG</b>					
<b>DAC</b>			A G		
<b>I/V</b>					
<b>Out</b>					
<b>Audio</b>					
A	Oscillator	Clock Generator		AD	DA
<b>Digital I/O</b>			FPGA	D	P G
L A					
<b>Power Supplies and Control</b>					




Figure 2. Analog Discovery 2 block diagram.



B B                      MH  
F                      C CD ON    OFF

$$\frac{V_{mux}}{V_{in}} = \frac{R_6}{R_1 + R_4 + R_6} = 0.019 \quad (3)$$

$$|V_{in\ diff}| = |V_{in\ P} - V_{in\ N}| < 50V \quad (4)$$

$$\frac{V_{mux}}{V_{in}} = \frac{R_4 + R_6}{R_1 + R_4 + R_6} = 0.212 \quad (5)$$

$$|V_{in\ diff}| = |V_{in\ P} - V_{in\ N}| < 7V \quad (6)$$




Figure 3. Input divider and gain selection.



2.2 Scope Buffer

A O A F




Figure 4. Scope buffer.

AD

FE

A

L

H H d bandwidth G

V s slew rate G

Low noise nV H f kH fA H f kH

L

E

SFDR d c MH

L A

M OP

AD

$$-5.5V < V_{mux\ P}, V_{mux\ N} < 2.2V \tag{7}$$

$$-5.38V < V_{buf\ P}, V_{buf\ N} < 5.4V \tag{8}$$

G

$$\frac{V_{buf}}{V_{mux}} = 1 \tag{9}$$

2.3 Scope Reference and Offset

F

A

B

A

B

DAC




Figure 5. Scope reference and offset.





$$V_{Out+IC2A} = V_{CM} + \frac{AVCC1V8}{2} \cdot \frac{R_{23}}{R_{25}} = 0.9V + \frac{1.8V}{2} \cdot \frac{4.99K}{6.34K} = 1.6V$$

( 17 )

D   D   ADC

$$-0.1V < V_{+ADA4940} = V_{-ADA4940} < 1.9V$$

( 18 )

2.5 Clock Generator





Figure 7. Phase noise figure for the clock generator.




Figure 8. Clock generator.


## 2.6 Scope ADC

### 2.6.1 Analog Section


A D  
AD F

M P ADC A





2.6.2 Digital Section








Figure 10. ADC - digital section.

## 2.7 Scope Signal Scaling

C                      G                      ( 3 ) ( 5 ) ( 9 ) ( 13 ) ( 14 )                      ( 15 )

$$\text{Low Gain} = \frac{V_{\text{ADC diff}}}{V_{\text{in diff}}} = 0.034$$

$$\text{High Gain} = \frac{V_{\text{ADC diff}}}{V_{\text{in diff}}} = 0.375 \quad (20)$$

C                      ADC    ( 19 )                       $V_{offsc}$     ( 11 )

*at Low Gain:*  $-30V < V_{in\,diff} < 28.6V$

*at High Gain:*  $-2.7V < V_{in\,diff} < 2.6V$  ( 21 )

*at Low Gain:*  $-25V < V_{in\,diff} < 25V$

*at High Gain:*  $-2.5V < V_{in\,diff} < 2.5V$  ( 22 )

( 10 ) ( 11 )                      ( 14 )

$-2V < V_{offsc} - V_{refsc} < 2.044V$  ( 23 )

$V_{off\,eq\,in}$

*at Low Gain:*  $-59.3V < V_{off\,eq\,in} < 59.3V$

*at High Gain:*  $-5.39V < V_{off\,eq\,in} < 5.39V$  ( 24 )

$V_{off\,eq\,in}$                        $V_{in\,diff}$     ( 21 )                      ( 22 )

$V_{off\,eq\,in}$     ( 24 )

E                      ( ) ( 7 ) ( 8 ) ( 12 )                      ( 19 )

IC

C

F

F                      E

E

L                      G

H                      G

$V_{in\,diff}$

$V_{in\,CM}$

$V_{inP}$                        $V_{inN}$

linear range

O

A

D

A

I




Figure 11. Scope input signal range.




Figure 12. Scope input signal range.

$V_{offSc} = 2.022V$  ( 11 )

$V_{offSc} = 4.044V$

$V_{offSc} = 0V$  A

A  
ADC

F

A

ADC representation It is the user s responsibility to understand and avoid such situations

F L G F

$V_{inP}, V_{inN}$

( )

F H G F

( 7 ) ( )

$-26V < V_{inP}, V_{inN} < 10V$

( 25 )

A

$-7.5V < V_{inDiff} < 7.5V$

( 26 )

N

F

DC





Figure 13. Common mode input voltage limitation.

## 2.8 Scope Spectral Characteristics



- Low Gain (up)  
- High Gain (down)

A F A D D D BNC  
A D H

3 Arbitrary Waveform Generator

3.1 AWG DAC

A D AD DAC  
F  
P A M P  
FD N B MH B MH  
AD N D MH output SPS mA d c H  
D A A  
CMO  
O  
LFC P H  
PI E A G FPGA MH  
I A G P N I F F ADJ  
F The ADG OS Low Power Dual UX DE UX is used to connect R set of either k or  
k from FSADJx pin to GND




Figure 15. DAC.

ADG

B

MH

Low on resistance      typica




Figure 16. DAC - gain set.



## 3.2 AWG Reference and Offset

A F A G IC AD A J A  
DAC




Figure 17. DAC - Reference voltages.

$$V_{ref1V\_AWG} = V_{ref1V2\_AWG} \cdot \frac{R_{41}}{R_{39} + R_{41}} = 1V \quad (27)$$

B I A G  
F DAC

$$I_{outAWGFS} = 32 \cdot \frac{V_{ref1V\_AWG}}{R_{set}} \quad (28)$$

F H G

$$I_{outAWGFS\_HG} = 32 \cdot \frac{1V}{8k\Omega} = 4mA \quad (29)$$

F L G

$$I_{outAWGFS\_HG} = 32 \cdot \frac{1V}{32k\Omega} = 1mA \quad (30)$$

A AD Q DAC DC A G

F

E E

DAC

- L
- 
- M
- P

A G DC




Figure 18. DAC - Offset voltages.

F

IC

$$\begin{aligned} V_{offAWGFS} &= V_{SET\_USRFS} \\ &= V_{ref1V2AWG} = 1.2V \end{aligned}$$

( 31 )

4.3 AWG I/V

IC 15 in




Figure 19. AWG I/V and out.

I AD

- L
- H d bandwidth G
- V s slew rate
- G B MH
- Low noise nV H
- L A
- Low distortion d c H RL k
- 
- 

$$V_{Audio} = I_{outAWGP} \cdot R_{148} - I_{outAWGN} \cdot R_{142} = (1 - 2 \cdot \{A_U\}) \cdot I_{outAWGFS} \cdot R_{142} = \{A_B\} \cdot I_{outAWGFS} \cdot R_{142} \quad (32)$$

$$\begin{aligned} \{A_U\} &= \frac{D}{2^N} \in [0 \dots 1]; \text{ -- normalized unipolar DAC input number} \\ \{A_B\} &= (1 - 2 \cdot \{A_U\}) \in [-1 \dots 1]; \text{ -- normalized bipolar DAC input number (binary offset)} \\ D \in [0 \dots 2^{14}] &= [0 \dots 2^{14} - 1]; \text{ -- integer unipolar DAC input number} \end{aligned} \quad (33)$$

$$-V_{AudioFS} \leq V_{Audio} < -V_{AudioFS} \quad (34)$$

H G L G

$$\begin{aligned} V_{AudioFS\_HG} &= I_{outAWGFS\_HG} \cdot R_{142} = 496\text{mV} \\ V_{AudioFS\_LG} &= I_{outAWGFS\_LG} \cdot R_{142} = 124\text{mV} \end{aligned} \quad (35)$$

### 3.4 AWG Out

IC16 in

F A G AD

- FE A
- Stable for gains for High C L
- H H d G
- 
- Low noise nV H fA H
- L
- 
- L FD B MH
- L A

• L O IC  
M

$$\frac{1}{R_{140}} + \frac{1}{R_{141}} + \frac{1}{R_{144}} = \frac{1}{R_{147}} + \frac{1}{R_{149}} \tag{36}$$

$$V_{outAWG} = -V_{Audio} \cdot \frac{R_{141}}{R_{144}} + (2 \cdot V_{offAWG} - V_{ref1V2AWG}) \cdot \frac{R_{141}}{R_{140}} \tag{37}$$

(37)

$$-5.45V < -5V < V_{ACoutAWG\_HG} < 5V < 5.45V$$
$$-1.36V < 1.25V < V_{ACoutAWG\_LG} < 1.25V < 1.36V \tag{38}$$

L A  
L G H G  
(37) DC A G L G

H G

$$-5.5V < 5V < V_{DCoutAWG} < 5V < 5.5V \tag{39}$$

AD ±5.5V AC DC (37)

$$-5.5V < 5V < V_{outAWG} < 5V < 5.5V \tag{40}$$

O **bolded** (38) (39) (40)  
P C

3.5 Audio

A A G F AD

- 
- H A
- L A
- Low supply current A Amp
- 

A

$$V_{outIC18} = -2 \cdot V_{Audio} + 1.5V \tag{41}$$

( 41 )

AC

DC

$$V_{AudioJack} = -2 \cdot V_{Audio}$$
$$-992mV < V_{AudioJack} < 992mV \text{ (High Gain)}$$
$$-248mV < V_{AudioJack} < 248mV \text{ (Low Gain)}$$

( 42 )





Figure 20. Audio.

3.6 AWG Spectral Characteristics

F D D BNC A G I A G F  
A D A G A D  
N A F  
I A G



# 4 Calibration Memory

- N
- 
- 

## 5 Digital I/O

FPGA I/O pins are not the only source of parasitic capacitance. The parasitic capacitance of the Schottky diodes and parasitical capacitance of the Schottky diodes pF and FPGA pins pF limit the bandwidth of the




Figure 22. Digital I/O.

## 6 Power Supplies and Control

### 6.1 USB Power Control

A F A D B B J






Figure 23. USB power control.

		Q		OFF	
J		H			
•	A	D	B	PC	GND
	E				J
EA		H			
I		EA		H	
ADCMP		Q			
•		I		O	
•		I		N	
•		DD		C	
•		Low quiescent current		A maximum	
•		I			
•		I			
•		L		A	
•		O			
•		P			
•		D			

- L 0

IC P GD HIGH IC ON

$$4.11V = 400mV \cdot \frac{R_{248} + R_{249} + R_{273}}{R_{249} + R_{273}} < V_{ext} < 400mV \cdot \frac{R_{248} + R_{249} + R_{273}}{R_{273}} = 5.76V \quad (43)$$

A D USB External Racing OFF USB

- **Racing OFF**

P      GD      HIGH      FPGA

- **USB OFF**

P      GD    LO

- **USB**

IC      ON   IC      OFF

- **Racing**

F D **Racing**

- **External**

( 43 ) P GD HIGH F DC IC B P

C	IC
---	----

B B B IC

A P      ON      FPGA                      EN   B      H                      Q OFF IC      ON

**USB OFF**

P GD LO **Racing OFF**  
FPGA

## USB Racing

FPGA

DC					<b>Racing</b>	P	GD	HIGH	F
EN	B	HIGH			B P		IC	OFF	

## External

	I	P	USB	Racing	External
--	---	---	-----	--------	----------

H	External	O	B
---	----------	---	---

EN B B FPGA USB OFF

## USB

A ADM H C D P M P B

USB Racing IC F

ADM

●

- 
- P
- ADC
- A
- 
- F
- A
- P
- 
- I C

IME

H

USB    Racing    IC    B

$$I_{limit} = \frac{100mV}{R_{173}} = \frac{100mV}{0.1\Omega} = 1A \tag{44}$$

F

$$t_{fault} = 21.7[ms/\mu F] \cdot C_{80} = 21.7[ms/\mu F] \cdot 0.47\mu F = 10.2ms \tag{45}$$

I

$I_{limit}$      $t_{fault}$  IC    Q A A

$$t_{cool} = 550[ms/\mu F] \cdot C_{80} = 550\left[\frac{ms}{\mu F}\right] \cdot 0.47\mu F = 258.5ms \tag{46}$$

$$\frac{dI_{limit}}{dt} = \frac{10\mu A}{C_{81}} \cdot \frac{1}{10 \cdot R_{173}} = 212 \frac{mA}{ms} \tag{47}$$

I

$I_{limit}$      $t_{fault}$

IC    Racing    External

$$I_{limit} = \frac{100mV}{R_{247}} = \frac{100mV}{0.036\Omega} = 2.78A \tag{48}$$

$t_{fault}$      $t_{cool}$

IC

$$\frac{dI_{limit}}{dt} = \frac{10\mu A}{C_{432}} \cdot \frac{1}{10 \cdot R_{247}} = 591 \frac{mA}{ms} \tag{49}$$

A    D

O    E D

C

I

E B B  
D F PC B

6.2 Analog Supply Control

D USB FPGA IC O  
M D A  
C I A O  
M D O F IC ADP F  
IC F

ADP

- Low RDSON of m
- L
- 
- O
- LC P




Figure 1. Analog supply control.

6.3 User Supply Control

IC F ADM  
• C  
• G  
• G P FE  
• I  
• A  
• F  
• A  
• P  
• P  
• A  
• LFC P  
• Q OP

IC  
FPGA

D USB Racing E ILIM LO FPGA I E IC

$$V_{Iset} = \frac{\frac{V_{cap}}{R_{253}}}{\frac{1}{R_{253}} + \frac{1}{R_{254}} + \frac{1}{R_{255}}} = \frac{\frac{3.6V}{10k\Omega}}{\frac{1}{10k\Omega} + \frac{1}{1.74k\Omega} + \frac{1}{22.6k\Omega}} = 0.5V \tag{50}$$

$$I_{limit} = \frac{V_{Iset}}{40 \cdot R_{21}} = \frac{0.5V}{40 \cdot 0.043\Omega} = 290mA \quad (51)$$




Figure 25. User supplies control.

D External OFF E ILIM H FPGA I E IC

$$V_{Iset} = \frac{V_{cap} \cdot R_{255}}{R_{253} + R_{255}} = \frac{3.6V \cdot 22.6k\Omega}{10k\Omega + 22.6k\Omega} = 2.5V \quad (52)$$

$$I_{limit} = \frac{V_{Iset}}{40 \cdot R_{21}} = \frac{2.5V}{40 \cdot 0.043\Omega} = 1.45A \quad (53)$$

I  $I_{limit}$

$$t_{fault} = 21.7[ms/\mu F] \cdot C_{170} = 21.7[ms/\mu F] \cdot 4.7\mu F = 102ms \quad (54)$$

I  $I_{limit}$   $t_{fault}$  IC Q A

$$t_{cool} = 550[ms/\mu F] \cdot C_{80} = 550[ms/\mu F] \cdot 4.7\mu F = 2.585s \quad (55)$$

C N L

I  $I_{limit}$   $t_{fault}$

(51) (53)

A

A

USB Only I External

## 6.4 User Voltage Supplies

	F	ADP	C	B	B	DC	DC	M
•	A							
•	M							
•	P	H	MH	P	M			
•	A							
•	A							
•								
IC	A	B		E		E		
A		IC	B					

$$V_{+IC46A} = \frac{\frac{V_{OUT+_{USR}}}{R_{188}} + \frac{V_{SET+_{USR}}}{R_{193}}}{\frac{1}{R_{188}} + \frac{1}{R_{193}}} = V_{-IC46A} = \frac{\frac{V_{FB}}{R_{266}}}{\frac{1}{R_{265}} + \frac{1}{R_{266}}} \quad (56)$$

$$V_{+IC46B} = \frac{\frac{V_{OUT-_{USR}}}{R_{187}} + \frac{V_{FB}}{R_{270}}}{\frac{1}{R_{187}} + \frac{1}{R_{270}}} = V_{-IC46B} = \frac{\frac{V_{SET-_{USR}}}{R_{190}}}{\frac{1}{R_{72}} + \frac{1}{R_{190}}} \quad (57)$$

$$\frac{1}{R_{188}} + \frac{1}{R_{193}} = \frac{1}{R_{265}} + \frac{1}{R_{266}} \quad (58)$$

$$\frac{1}{R_{187}} + \frac{1}{R_{270}} = \frac{1}{R_{72}} + \frac{1}{R_{190}} \quad (59)$$

$$V_{OUT+_{USR}} = V_{FB} \cdot \frac{R_{188}}{R_{266}} - V_{SET+_{USR}} \cdot \frac{R_{188}}{R_{193}} = 5.33V - 4.87 \cdot V_{SET+_{USR}} \quad (60)$$

$$V_{OUT-_{USR}} = -V_{FB} \cdot \frac{R_{187}}{R_{270}} + V_{SET-_{USR}} \cdot \frac{R_{187}}{R_{190}} = -5.33V + 4.87 \cdot V_{SET-_{USR}} \quad (61)$$

$$V_{FB} = 1.235V \text{ typical} \quad (62)$$

IC F

$$0 < V_{SET+_{USR}}, V_{SET-_{USR}} < 1.2V \quad (63)$$

$$-0.51V \leq V_{OUT+USR} < 5.33V \quad (64)$$

$$0.51V \geq V_{OUT+USR} > -5.33V \quad (65)$$

components tolerances After calibration the WaveForms SW only allows

E

E

FPGA




Figure 26. User power supplies.

## 6.5 Internal Power Supplies

### 6.5.1 Analog Supplies

A

F

0

F

**F**

A

MH  
P M

D

D

2

DC

ADP

F

LC




Figure 27. 3.3V internal analog power supply.




Figure 28. 1.8V internal analog power supply.

- I
- P
- MH
- 
- F
- 
- I
- C
- F

LC P

**F**

ADP

D

B      B  
ADP      ADP

N      AN      D      I      B      B      ADP

- A
- 
- MH
- H
- C
- O
- A
- I
- I
- 
- A

IN

PFM P M

MO FE

LO 0

OCP

D

O



O

FB

$$\frac{R_{180}}{R_{181}} = \frac{-V_{out} - V_{ref}}{V_{ref}} \quad (66)$$

$$R_{181} = 10.2k\Omega$$

$$R_{180} = \frac{3.3V - 0.8V}{0.8V} \cdot 10.2k\Omega = 31.87k\Omega \quad (67)$$

$$R_{180} = 31.6k\Omega$$




Figure 29. 3.3V internal analog power supply.

DC DC B F C [ADP](#)

F [AN](#) [A](#) [I](#) [C](#)

O

$$\frac{R_{184}}{R_{185}} = \frac{V_{out} - V_{ref}}{V_{ref}} \quad (68)$$

$$R_{185} = 13.7k\Omega$$

$$R_{184} = \frac{5.5V - 1.235V}{1.235V} \cdot 13.7k\Omega = 47.31k\Omega \quad (69)$$

$$R_{184} = 47.5k\Omega$$




Figure 31. ±5.5V internal analog supplies.




Figure 32. 1V internal digital supply.

6.5.2 Digital Supplies

- A
  - m and m integrated OSFETs
  - I
  - MH
  - C
  - I
  - LO O P OCP
  - LFC P D
- ADP I  
FPGA I  
IN  
P M PFM  
C O D I A  
P 42 51




Figure 31. 1V internal digital supply.

F [ADP](#) A MH B B DC DC C

- 
- A typical quiescent current
- H operation enables H inductor
- I
- F
- F
- I
- 
- E
- O
- 
- 
- 
- 
- 
- C PCB




Figure 32. 3.3V internal digital supply.

I

D      DC      DC      F      ADP      F      O      A      MH

LC P      MH

ADP

- I
- P
- Typical quiescent current      A
- F
- 
- I
- C
- Ultralow shutdown current      A typical
- F      P      M      P      M      P      M




Figure 33. 1.8V internal digital supply.

## 6.6 Temperature Measurement

A      D      AD      D      O

F      AD

- 
- Temperature range      to
- C      C
- MB      I      C
- Temperature conversion time      s typical
- O
- P      A






Figure 2. Temperature measurement.

## 7 USB Controller



## 8 FPGA





- MH
- E
- E AM FM
- F
- E
- C A L A P G

9.3 Logic Analyzer

- IO
- M P K
- L CMO
- M
- C A L A P G
- I P I C A P
- C

9.4 Digital Pattern Generator

- IO
- M P
- A
- C K
- D
- C

9.5 Digital I/O

- IO
- L CMO
- PC IO
- C

9.6 Power Supplies

- B
- A A A

## 9.7 Network Analyzer<sup>xliv</sup>

- • I H MH  
•  
• A  
• B N N

## 9.8 Voltmeters<sup>xlviii</sup>

- A
- DC AC M M
- 
- 
- A


## 9.9 Spectrum Analyzer<sup>li</sup>


- P FF C
- F
- L
- P
- M B B
- C
- C FD N HD
- D

## 9.10 Other Features

- 
- | Category     | Count     |
|--------------|-----------|
| B            | 1         |
| H            | 2         |
| G            | 1         |
| C            | 1         |
| N            | 2         |
| I            | 1         |
| <b>Total</b> | <b>10</b> |







C D I A  
O