

Design of a Low Dropout Regulator

Pooja V. Sawalkar

Terna Engineering College, Nerul, Mumbai.

31 January 2022

Abstract— A 130 nM CMOS low-dropout (LDO) Voltage Regulator is proposed in this paper for battery-operated measurement system. With the quiescent current of only 7 μ A, it supplies a 1.8 V output voltage from a 3.6 V to 1.9 V battery input voltage, featuring a line regulation of 0.00 647 mV/V and a load regulation of 0.0024 mV/mA for a load current of 50 mA over 100 pF load.

Keywords — Voltage Regulator, Low Drop-Out Regulator

Reference Circuit Details

Fig. 1 shows the classical topology of a CMOS LDO regulator. It consists of a voltage reference V_{ref} ; an error amplifier (EA); a PMOS pass transistor as the pass element between the battery-voltage V_{BAT} and the stable output voltage V_{out} ; and a resistive feedback network $R_{fb1} - R_{fb2}$. Any variation of the input voltage V_{BAT} or the load current I_{Load} is sampled by the feedback network at V_{fb} ; the error amplifier (EA) compares V_{fb} with the voltage reference V_{ref} , generating a signal that is continuously driving the pass transistor gate to render a constant output voltage expressed as

$$V_{out} = [1 + R_{fb1}/R_{fb2}] V_{ref}$$

Fig. 2. The voltage reference V_{ref} is an external bandgap reference which delivers 1.2 V. To keep bound the power consumption, a quiescent current budget of 6 μ A is set as a design specification: 2 μ A for the EA and 4 μ A through the feedback network when $I_{Load} = 0$ mA. The size of the PMOS pass transistor results $(W/L) = (9480 \mu\text{m} / 0.34 \mu\text{m})$ to keep the transistor in saturation for the maximum current capability $I_{Load} = 50$ mA preserving a drop-out voltage—defined as the minimum voltage across the pass device to maintain regulation—of 300 mV.

Minimum transistor length ($L_{min} = 0.34 \mu\text{m}$ for 3.3 V MOS transistors) is used to minimize the corresponding parasitic capacitance at the gate of the pass transistor, which is $C_{PASS} = 12$ pF (for $I_{Load} = 0$ mA) and 20 pF (for $I_{Load} = 50$ mA). Assuming a static current of 4 μ A through the PMOS pass transistor when $I_{Load} = 0$ mA, $I_{Rfb} = V_{out} / (R_{fb1} + R_{fb2}) = 4 \mu\text{A}$; with $V_{ref} = 1.2$ V and for a 1.8 V output voltage.

The values of the feedback resistors result $R_{fb1} = 150$ k Ω and $R_{fb2} = 300$ k Ω . These resistances are implemented as active resistances using three identical PMOS transistors in diode configuration to optimize the area consumption; this choice results in a reduction by a factor 20 with respect to the use of the high resistive polysilicon layer (HRP) of the technology ($R_{square} = 1039 \Omega / \text{square}$, $W = 1 \mu\text{m}$, $L = 415 \mu\text{m}$). For the error amplifier, a large low-frequency gain is desired to obtain good line regulation, load regulations and power supply rejection (PSR).

The error amplifier is hence a telescopic NMOS-input differential pair, which provides a gain comparable to a two-stage EA but with a simple single stage architecture, thus optimizing the power consumption and relaxing stability.




Fig1: CMOS LDO Regulator




Fig2: Reference Circuit Design




Fig 3, 4, 5: Reference Circuit Waveforms

REFERENCE

- [1] "Design of a Low-Voltage Low-Dropout Regulator" Chung-Hsun Huang, Member, IEEE, Ying-Ting Ma, and Wei-Chen Lia, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 6, JUNE 2014
- [2] "Design of LDO Linear Regulator with Ultra LowOutput Impedance Buffer Jungsu Choi, Jungeui Park, Wooju Jeong, Junsang Lee, Seok Lee, Jayang Yoon, Jaehoon Kim, and Joongho Choi, 2009 International SoC Design Conference (ISOCC)