

# AN0004.1: EFM32 Series 1 and EFR32 Wireless MCU Clock Management Unit (CMU)




This application note provides an overview of the CMU module for EFM32 and EFR32 Wireless Gecko Series 1 devices with explanations on how to choose clock sources, prescaling, and clock calibration.

It also contains information about how to handle oscillators on wake up, external clock sources, and RC oscillator calibration.

## KEY POINTS

- The CMU has several internal clock sources available.
- The CMU can also use external high frequency and low frequency clock sources.
- Selecting the right clock source is key for creating low energy applications.
- This application note includes:
  - This PDF document
  - Source files
  - Example C-code
  - Multiple IDE projects



## 1. Device Compatibility

This application note supports multiple device families, and some functionality is different depending on the device.

EFM32 Series 1 consists of:

- EFM32 Jade Gecko (EFM32JG1/EFM32JG12/EFM32JG13)
- EFM32 Pearl Gecko (EFM32PG1/EFM32PG12/EFM32PG13)
- EFM32 Giant Gecko (EFM32GG11)

EFR32 Wireless Gecko Series 1 consists of:

- EFR32 Blue Gecko (EFR32BG1/EFR32BG12/EFR32BG13)
- EFR32 Flex Gecko (EFR32FG1/EFR32FG12/EFR32FG13)
- EFR32 Mighty Gecko (EFR32MG1/EFR32MG12/EFR32MG13)

## 2. Functional Description

The Clock Management Unit (CMU) controls the oscillators and clocks. It can enable or disable the clock to the different peripherals individually, as well as enable, disable, or configure the available oscillators. This allows for minimizing energy consumption by disabling the clock for unused peripherals or having them run at lower frequencies.

## 2.1 Clock Branches

The CMU main and sub clock branches are described in the tables below. Some peripherals have dedicated prescalers, such as the Low Energy peripherals. Other peripheral clocks must be prescaled at the source such that the same prescaled clock is driven to all peripherals using that same source.

A detailed clock tree diagram can be found in the CMU chapter at the beginning of the Functional Description section of a given device's reference manual.

**Table 2.1. Blue, Flex, Jade, Mighty, and Pearl Gecko Clock Branches**

Main Clock Branch <sup>1</sup>	Clock Source <sup>2</sup>	Sub-clock Branch 1 <sup>1</sup>	Sub-clock Branch 2 <sup>1</sup>
HFCLK	HFSRCCLK <ul style="list-style-type: none"> <li>HFRCO</li> <li>HFXO</li> <li>LFRCO</li> <li>LFXO</li> <li>HFRCODIV2</li> <li>CLKIN0</li> </ul>	HFPERCLK	<ul style="list-style-type: none"> <li>ACMP0, ACMP1</li> <li>ADC0</li> <li>CRYOTIMER</li> <li>CSEN</li> <li>IDAC0</li> <li>I2C0, I2C1</li> <li>TIMER0, TIMER1</li> <li>TRNG0</li> <li>USART0, USART1, USART2, USART3</li> <li>WTIMER0, WTIMER1</li> <li>VDAC0</li> </ul>
		HFCORECLK	CORTEX (Core)
		HFEXPCLK	—
		HFBUSCLK	<ul style="list-style-type: none"> <li>CRYPTO00, CRYPTO1</li> <li>GPCRC</li> <li>GPIO</li> <li>LDMA</li> <li>LE</li> <li>PRS</li> </ul>
		DBGCLK	—
		HFRADIOCLK	<ul style="list-style-type: none"> <li>AGC</li> <li>BUFC</li> <li>CRC</li> <li>FRC</li> <li>MODEM</li> <li>PROTIMER</li> <li>RAC</li> <li>RFSENSE</li> <li>SYNTH</li> </ul>
Radio Transceiver	HFXO	—	—
F <sub>ref</sub> (DPLL)	<ul style="list-style-type: none"> <li>HFXO</li> <li>CLKIN0</li> <li>LFXO</li> </ul>	—	—

Main Clock Branch <sup>1</sup>	Clock Source <sup>2</sup>	Sub-clock Branch 1 <sup>1</sup>	Sub-clock Branch 2 <sup>1</sup>
AUXCLK	AUXHFRCO	ADC_CLK	—
		DBGCLK	
		LESENSE	—
		MSC	—
LFACLK	<ul style="list-style-type: none"> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	<ul style="list-style-type: none"> <li>• LESENSE</li> <li>• LETIMER0</li> <li>• PCNT</li> </ul>	—
LFBCLK	<ul style="list-style-type: none"> <li>• HFCLKLE (HFBUSCLK<sub>LE</sub>/2 or /4)</li> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	<ul style="list-style-type: none"> <li>• CSEN</li> <li>• LEUART0</li> <li>• SYSTICK</li> </ul>	—
LFECLK	<ul style="list-style-type: none"> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	RTCC	—
WDOGCLK	<ul style="list-style-type: none"> <li>• HFRCCORECLK<sub>CORETEX</sub></li> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	WDOG	—
CRYOCLK	<ul style="list-style-type: none"> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	CRYOTIMER	—
RFSENSECLK	<ul style="list-style-type: none"> <li>• RF Detector Clock</li> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	RFSENSE	—

**Note:**

1. Not all main and sub clock branches are available on a given device. Refer to the device reference manual and data sheet for details
2. Not all clock sources for main clock branches are available on a given device. Refer to the device reference manual and data sheet for details.

**Table 2.2. Giant Gecko Series 1 Clock Branches**

Main Clock Branch <sup>1</sup>	Clock Source <sup>2</sup>	Sub-clock Branch 1 <sup>1</sup>	Sub-clock Branch 2 <sup>1</sup>
HFCLK	HFSRCCLK • HFRCO • HFXO • LFRCO • LFXO • HFRCODIV2 • USHFRCO • CLKIN0	HFPERCLK	<ul style="list-style-type: none"> <li>• ADC0</li> <li>• CAN0, CAN1</li> <li>• TIMER1, TIMER2, TIMER3 TIMER4, TIMER5, TIMER6</li> <li>• TRNG0</li> <li>• UART0, UART1</li> <li>• USART0, USART1, USART3, USART4, USART5</li> <li>• WTIMER0, WTIMER1, WTI- MER2, WTIMER3</li> </ul>
		HFPERBCLK	<ul style="list-style-type: none"> <li>• TIMER0</li> <li>• USART2</li> </ul>
		HFPERCCLK	<ul style="list-style-type: none"> <li>• ACMP0, ACMP1, ACMP2, ACMP3</li> <li>• ADC0, ADC1</li> <li>• CRYOTIMER</li> <li>• CSEN</li> <li>• IDAC0</li> <li>• I2C0, I2C1, I2C2</li> <li>• VDACC0</li> </ul>
		HFCORECLK	CORTEX (Core)
		HFEXPCLK	—
		HFBUSCLK	<ul style="list-style-type: none"> <li>• CRYPTO0</li> <li>• EBI</li> <li>• ETH</li> <li>• GPCRC</li> <li>• GPIO</li> <li>• LDMA</li> <li>• LE</li> <li>• PRS</li> <li>• QSPI0</li> <li>• SDIO</li> <li>• USB</li> </ul>
		DBGCLK	—
F <sub>ref</sub> (DPLL)	<ul style="list-style-type: none"> <li>• HFXO</li> <li>• LFXO</li> <li>• USHFRCO</li> <li>• CLKIN0</li> </ul>	—	—

Main Clock Branch <sup>1</sup>	Clock Source <sup>2</sup>	Sub-clock Branch 1 <sup>1</sup>	Sub-clock Branch 2 <sup>1</sup>
AUXCLK	AUXHFRCO	ADC0_CLK	—
		ADC1_CLK	—
		DBGCLK	
		LESENSE	—
		MSC	—
		QSPIO_CLK	—
		SDIO_CLK	—
LFACLK	<ul style="list-style-type: none"> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	<ul style="list-style-type: none"> <li>• LCD</li> <li>• LESENSE</li> <li>• LETIMER0, LETIMER1</li> <li>• PCNT</li> <li>• RTC</li> </ul>	—
LFBCLK	<ul style="list-style-type: none"> <li>• HFCLKLE (HFBUSCLK<sub>LE</sub>/2 or /4)</li> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	<ul style="list-style-type: none"> <li>• CSEN</li> <li>• LEUART0, LEUART1</li> <li>• SYSTICK</li> </ul>	—
LFCCLK	<ul style="list-style-type: none"> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	USB	—
LFECLK	<ul style="list-style-type: none"> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	RTCC	—
WDOGnCLK	<ul style="list-style-type: none"> <li>• HFRCCORECLK<sub>CORETEX</sub></li> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	WDOGn	—
CRYOCLK	<ul style="list-style-type: none"> <li>• LFRCO</li> <li>• LFXO</li> <li>• ULFRCO</li> </ul>	CRYOTIMER	—

**Note:**

1. Not all main and sub clock branches are available on a given device. Refer to the device reference manual and data sheet for details
2. Not all clock sources for main clock branches are available on a given device. Refer to the device reference manual and data sheet for details.

## 2.2 Clock Sources

There are a maximum of eight oscillators that can be used as clock sources for different purposes. The HFCLK is usually clocked by the HFXO or HFRCO, whereas low energy peripherals are usually clocked by the LFXO, LFRCO, or ULFRCO. The AUXHFRCO is typically used for the LESENSE, ADC asynchronous mode, flash programming, and the SWO debug output. The USHFRCO is intended primarily for the USB controller on Giant Gecko Series 1 but can also drive the HFCLK, if needed.

**Table 2.3. Clock Sources**

Oscillator	Frequency Range
HFXO	38 – 40 MHz <sup>1</sup> or 4 to 50 MHz <sup>2</sup>
HFRCO	1 – 38 MHz <sup>1</sup> or 72 MHz <sup>2</sup>
AUXHFRCO	1 – 38 <sup>1</sup> MHz or 1 – 50 MHz <sup>2</sup>
USHFRCO	1 – 50 MHz <sup>2</sup>
LFXO	32768 Hz
LFRCO	32768 Hz
PLFRCO <sup>3</sup>	32768 Hz
ULFRCO	1000 Hz
<b>Note:</b> 1. EFM32xG1 and EFR32xG1/xG12/xG13 2. Giant Gecko Series 1 only 3. EFM32xG13 and EFR32xG13	

To select the clock source for a branch (e.g. HFCLK, LFA, or LFB), the chosen oscillator must be enabled before it is selected as the clock source. If this is not done, the modules that are running from that clock branch will stop. In the case of selecting a disabled oscillator for the HFCLK branch, the CPU will stop and can only be recovered after a reset.

After a reset, the HFCLK branch is clocked by the HFRCO at the default 19 MHz frequency band, and all low frequency branches are disabled.

Emlib has functions to enable or disable an oscillator and select it as a clock source.

**Table 2.4. emlib Functions for Oscillator Enable, Disable and Selection**

emlib Function	Usage	Example
<code>CMU_OscillatorEnable(CMU_Osc_TypeDef osc, bool enable, bool wait)</code>	Select which oscillator to enable or disable and if it should wait for the oscillator to stabilize before returning.	Enable HFXO and wait for it to stabilize: <code>CMU_OscillatorEnable (cmuOsc_HFXO, true, true);</code>  Disable HFRCO: <code>CMU_OscillatorEnable (cmuOsc_HFRCO, false, false);</code>
<code>CMU_ClockSelectSet(CMU_Clock_TypeDef clock, CMU_Select_TypeDef ref)</code>	<ul style="list-style-type: none"> <li>Enables the chosen clock source in case it has not been enabled yet.</li> <li>The <code>clock</code> parameter is one of the main clock branches, and the <code>ref</code> parameter is one of the clock sources for the selected clock branch.</li> </ul>	Select HFXO as the source of HFCLK: <code>CMU_ClockSelectSet (cmuClock_HF, cmuSelect_HFXO);</code>  Select LFXO as the source of LFACLK: <code>CMU_ClockSelectSet (cmuClock_LFA, cmuSelect_LFXO);</code>



## 2.2.1 Clock Input from a Pin

It is possible to configure the CMU to use an external clock input on the CLKIN0 pin. This clock can be selected as the HFSRCCLK and as the DPLL reference using the CMU\_HFCLKSEL and CMU\_DPLLCTRL registers, respectively. The input pin must be enabled in the CMU\_ROUTEPEN register, and the pin location is selected by the CLKIN0LOC bit field in the CMU\_ROUTELOC1 register.

**Note:** This feature is not available on EFM32xG1 and EFR32xG1 devices.

## 2.3 Oscillator Configuration

### 2.3.1 HFXO

The High Frequency Crystal Oscillator (HFXO) is configured to ensure safe startup and operation for most common crystals by default. In order to optimize startup time and power consumption for a given crystal, it is possible to adjust certain oscillator parameters. For more information, refer to application note, *AN0016: Oscillator Design Considerations*.

The HFXO (38 MHz - 40 MHz) needs to be configured to ensure safe startup for the given crystal. The HFXO includes on-chip tunable capacitance, which can replace external load capacitors.

Upon enabling the HFXO, a hardware state machine sequentially applies the configurable startup state and steady state control settings from the CMU\_HFXOSTARTUPCTRL and CMU\_HFXOSTEADYSTATECTRL registers. Please refer to the device reference manual for the detailed CMU HFXO control state machine flow.

Both the startup state and the steady state of the HFXO require configuration. After reaching the steady operating state, the HFXO configuration can optionally be further tuned to minimize noise and current consumption.

Optimization for noise can be performed using an automatic Peak Detection Algorithm (PDA). Optimization for current can be performed after running the PDA by an automatic Shunt Current Optimization algorithm (SCO). HFXO operation is possible without running PDA and SCO at the cost of higher noise and current consumption than is necessary.

Fixed frequency clock sources (e.g. the HFXO or CLKIN) must be disabled if voltage scaling is used (not available on EFM32xG1 and EFR32xG1 devices) and the frequency of such sources exceeds the maximum supported system frequency.

**Table 2.5. HFXO Configuration**

Configuration and Optimization	Bit Field and Register
Configurable startup state	Bit fields in CMU_HFXOSTARTUPCTRL
Configurable Steady State	Bit fields in CMU_HFXOSTEADYSTATECTRL
Optimization for Noise (PDA) <sup>1</sup>	PEAKDETSHUNTOPTMODE bit field in CMU_HFXOCTRL
Optimization for Current (SCO) <sup>1</sup>	PEAKDETSHUNTOPTMODE bit field in CMU_HFXOCTRL
<b>Note:</b> 1. The manual PDA and SCO modes are not recommended for general use. PDA should not be used with an external clock source.	

### 2.3.1.1 Using emlib for HFXO Configuration

Emlib has structures and functions that simplify configuration of the HFXO for efficient operation. Use of emlib is strongly recommended for this reason and also in order to avoid or workaround errata related to the HFXO.

Initialization of the HFXO depends on the structure of type `CMU_HFXOInit_TypeDef`:

```
typedef struct
{
#if defined( _CMU_HFXOCTRL_MASK )
    bool lowPowerMode;           /**< Enable low-power mode */
    bool autoStartEm01;          /**< @deprecated Use @ref CMU_HFXOAutostartEnable instead. */
    bool autoSelEm01;            /**< @deprecated Use @ref CMU_HFXOAutostartEnable instead. */
    bool autoStartSelOnRacWakeup; /**< @deprecated Use @ref CMU_HFXOAutostartEnable instead. */
    uint16_t ctuneStartup;        /**< Startup phase CTUNE (load capacitance) value */
    uint16_t ctuneSteadyState;    /**< Steady-state phase CTUNE (load capacitance) value */
    uint8_t regIshSteadyState;    /**< Shunt steady-state current */
    uint8_t xoCoreBiasTrimStartup; /**< Startup XO core bias current trim */
    uint8_t xoCoreBiasTrimSteadyState; /**< Steady-state XO core bias current trim */
    uint8_t thresholdPeakDetect; /**< Peak detection threshold */
    uint8_t timeoutShuntOptimization; /**< Timeout - shunt optimization */
    uint8_t timeoutPeakDetect;    /**< Timeout - peak detection */
    uint8_t timeoutSteady;        /**< Timeout - steady-state */
    uint8_t timeoutStartup;       /**< Timeout - startup */
#else
    uint8_t boost;                /**< HFXO Boost, 0=50% 1=70%, 2=80%, 3=100% */
    uint8_t timeout;              /**< Startup delay */
    bool glitchDetector;          /**< Enable/disable glitch detector */
#endif
    CMU_OscMode_TypeDef mode;     /**< Oscillator mode */
} CMU_HFXOInit_TypeDef;
```

Structure members can be set by the user, otherwise the default structures `CMU_HFXOINIT_DEFAULT` and `CMU_HFXOINIT_EXTERNAL_CLOCK` can be used as templates for HFXO initialization.

```
#if defined( _EFR_DEVICE )
#define CMU_HFXOINIT_DEFAULT
{
    false,          /* Low-noise mode for EFR32 */
    false,          /* @deprecated no longer in use */
    false,          /* @deprecated no longer in use */
    false,          /* @deprecated no longer in use */
    _CMU_HFXOSTARTUPCTRL_CTUNE_DEFAULT,
    _CMU_HFXOSTEADYSTAECTRL_CTUNE_DEFAULT,
    _CMU_HFXOSTEADYSTAECTRL_REGISH_DEFAULT,
    0x20,           /* Matching errata fix in CHIP_Init() */
    0x7,            /* Recommended steady-state XO core bias current */
    0x6,            /* Recommended peak detection threshold */
    _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_DEFAULT,
    0xA,            /* Recommended peak detection timeout */
    0x4,            /* Recommended steady timeout */
    _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_DEFAULT,
    cmuOscMode_Crystal,
}
#else /* EFM32 device */
#define CMU_HFXOINIT_DEFAULT
{
    true,           /* Low-power mode for EFM32 */
    false,          /* @deprecated no longer in use */
    false,          /* @deprecated no longer in use */
    false,          /* @deprecated no longer in use */
    _CMU_HFXOSTARTUPCTRL_CTUNE_DEFAULT,
    _CMU_HFXOSTEADYSTAECTRL_CTUNE_DEFAULT,
    _CMU_HFXOSTEADYSTAECTRL_REGISH_DEFAULT,
    0x20,           /* Matching errata fix in CHIP_Init() */
    0x7,            /* Recommended steady-state osc core bias current */
    0x6,            /* Recommended peak detection threshold */
    _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_DEFAULT,
    0xA,            /* Recommended peak detection timeout */
    0x4,            /* Recommended steady timeout */
    _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_DEFAULT,
}
```

```

    cmuOscMode_Crystal,
}
#endif /* _EFR_DEVICE */
#define CMU_HFXOINIT_EXTERNAL_CLOCK
{
    true,          /* Low-power mode */
    false,         /* @deprecated no longer in use */
    false,         /* @deprecated no longer in use */
    false,         /* @deprecated no longer in use */
    0,             /* Startup CTUNE=0 recommended for external clock */
    0,             /* Steady CTUNE=0 recommended for external clock */
    _CMU_HFXOSTEADYSTAECTRL_REGISH_DEFAULT,
    0,             /* Startup IBTRIMXOCORE=0 recommended for external clock */
    0,             /* Steady IBTRIMXOCORE=0 recommended for external clock */
    0x6,           /* Recommended peak detection threshold */
    _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_DEFAULT,
    0x0,           /* Peak-detect not recommended for external clock usage */
    _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_2CYCLES, /* Minimal steady timeout */
    _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_2CYCLES, /* Minimal startup timeout */
    cmuOscMode_External,
}

```

The HFXO initialization structure is used as an argument when calling the `CMU_HFXOInit(const CMU_HFXOInit_TypeDef *hfxoInit)` function, which writes the HFXO initialization parameters to the relevant CMU registers. After calling this function call, the HFXO can be enabled and selected as the source of HFCLK as shown below.

```

/* Initialize HFXO with specific parameters */
CMU_HFXOInit_TypeDef hfxoInit = CMU_HFXOINIT_DEFAULT;
CMU_HFXOInit(&hfxoInit);

/* Enable and set HFXO for HFCLK */
CMU_ClockSelectSet(cmuClock_HF, cmuSelect_HFXO);

```

## 2.3.2 LFXO

The Low Frequency Crystal Oscillator (LFXO) is configured to ensure safe startup and operation for most common crystals by default. In order to optimize startup time and power consumption for a given crystal, it is possible to adjust certain oscillator parameters. For more information, refer to application note, *AN0016: Oscillator Design Considerations*.

The LFXO includes on-chip tunable capacitance, which can replace external load capacitors. The LFXO is configured by bit fields in the `CMU_LFXOCTRL` register. Note that these bit fields should set only during initialization and are not be changed while the LFXO is enabled.

**Table 2.6. CMU\_LFXOCTRL Register for LFXO Configuration**

Bit Field	Usage
GAIN	Adjusts the oscillator startup gain .
TUNING	Tunes the internal load capacitance connected between LFX TAL_P and ground and LFX TAL_N and ground symmetrically.
HIGHAMPL	Setting this bit drives the crystal with a higher amplitude waveform, which in turn provides safer operation, somewhat improves duty cycle, and lowers sensitivity to noise at the cost of increased current consumption.
AGC	Setting this bit enables Automatic Gain Control, which limits the amplitude of the driving waveform in order to reduce current draw. When AGC is disabled, the LFXO runs at the startup current, and the crystal will oscillate rail to rail, providing safer operation, improved duty cycle, and lower sensitivity to noise at the cost of increased current consumption.
BUFCUR	The default value is intended to cover all use cases and reprogramming is not recommended.
CUR	The default value is intended to cover all use cases and reprogramming is not recommended.

### 2.3.2.1 Using emlib for LFXO Configuration

Emlib has structures and functions that simplify configuration of the LFXO for efficient operation. Use of emlib is strongly recommended for this reason and also in order to avoid or workaround errata related to the LFXO.

Initialization of the LFXO depends on the structure of type `CMU_LFXOInit_TypeDef`:

```
typedef struct
{
    #if defined( _CMU_LFXOCTRL_MASK )
        uint8_t ctune;           /**< CTUNE (load capacitance) value */
        uint8_t gain;           /**< Gain / max startup margin */
    #else
        CMU_LFXOBoost_TypeDef boost; /**< LFXO boost */
    #endif
        uint8_t timeout;         /**< Startup delay */
        CMU_OscMode_TypeDef mode; /**< Oscillator mode */
} CMU_LFXOInit_TypeDef;
```

Structure members can be set by the user, otherwise the default structures `CMU_LFXOINIT_DEFAULT` and `CMU_LFXOINIT_EXTERNAL_CLOCK` below can be used as templates for LFXO initialization.

```
#define CMU_LFXOINIT_DEFAULT \
{ \
    _CMU_LFXOCTRL_TUNING_DEFAULT, /* Default CTUNE value, 0 */ \
    _CMU_LFXOCTRL_GAIN_DEFAULT, /* Default gain, 2 */ \
    _CMU_LFXOCTRL_TIMEOUT_DEFAULT, /* Default start-up delay, 32k cycles */ \
    cmuOscMode_Crystal, /* Crystal oscillator */ \
} \
#define CMU_LFXOINIT_EXTERNAL_CLOCK \
{ \
    0, /* No CTUNE value needed */ \
    0, /* No LFXO startup gain */ \
    _CMU_LFXOCTRL_TIMEOUT_2CYCLES, /* Minimal lfxo start-up delay, 2 cycles */ \
    cmuOscMode_External, /* External digital clock */ \
}
```

The LFXO initialization structure is used as an argument when calling the `CMU_LFXOInit(const CMU_LFXOInit_TypeDef *lfxoInit)` function, which writes the LFXO initialization parameters to the relevant CMU registers. After calling this function, the LFXO can be enabled and selected as the clock source for low energy peripherals.

```
/* Initialize LFXO with specific parameters */
CMU_LFXOInit_TypeDef lfxoInit = CMU_LFXOINIT_DEFAULT;
CMU_LFXOInit(&lfxoInit);

/* Enable and set LFXO for LFACLK */
CMU_ClockSelectSet(cmuClock_LFA, cmuSelect_LFXO);
```

### 2.3.3 HFRCO, AUXHFRCO, and USHFRCO

The HFRCO, AUXHFRCO, and USHFRCO (available on Giant Gecko Series 1 only) default to operation in the 19 MHz band but can be switched to operate in one of the other preset frequency bands by changing the FREQRANGE bit field in the CMU\_HFRCOCTRL, CMU\_AUXHFRCOCTRL, or CMU\_USHFRCOCTRL registers. The USHFRCO (Universal HFRCO) is functionally identical to the AUXHFRCO and can provide the clock for the QSPI, SDIO, or USB independent of the HFSRCCLK.

**Table 2.7. High Frequency RC Oscillator Band Selection**

Oscillator	Frequency Band
AUXHFRCO	<ul style="list-style-type: none"> <li>• 1 MHz (DIV4 from 4 MHz)</li> <li>• 2 MHz (DIV2 from 4 MHz)</li> <li>• 4 MHz</li> <li>• 7 MHz</li> <li>• 13 MHz</li> <li>• 16 MHz</li> <li>• 19 MHz (Default)</li> <li>• 26 MHz</li> <li>• 32 MHz</li> <li>• 38 MHz</li> <li>• 48 MHz (Giant Gecko Series 1 only)</li> <li>• 50 MHz (Giant Gecko Series 1 only)</li> </ul>
HFRCO	<ul style="list-style-type: none"> <li>• 1 MHz (DIV4 from 4 MHz)</li> <li>• 2 MHz (DIV2 from 4 MHz)</li> <li>• 4 MHz</li> <li>• 7 MHz</li> <li>• 13 MHz</li> <li>• 16 MHz</li> <li>• 19 MHz (Default)</li> <li>• 26 MHz</li> <li>• 32 MHz</li> <li>• 38 MHz</li> <li>• 48 MHz (Giant Gecko Series 1 only)</li> <li>• 56 MHz (Giant Gecko Series 1 only)</li> <li>• 64 MHz (Giant Gecko Series 1 only)</li> <li>• 72 MHz (Giant Gecko Series 1 only)</li> </ul>
USHFRCO (Giant Gecko Series 1 only)	<ul style="list-style-type: none"> <li>• 1 MHz (DIV4 from 4 MHz)</li> <li>• 2 MHz (DIV2 from 4 MHz)</li> <li>• 4 MHz</li> <li>• 7 MHz</li> <li>• 13 MHz</li> <li>• 16 MHz</li> <li>• 19 MHz (Default)</li> <li>• 26 MHz</li> <li>• 32 MHz</li> <li>• 38 MHz</li> <li>• 48 MHz</li> <li>• 50 MHz</li> </ul>

The specific values that select each tuning band are written to the TUNING bit field in the CMU\_HFRCOCTRL and CMU\_AUXHFRCOCTRL registers. Each band is calibrated during production, with suitable tuning values written to the Device Information (DI) page.

The HFRCO and AUXHFRCO frequency can be more accurately tuned at the cost of increased current consumption via the FINETUNING and FINETUNINGEN bit fields in the CMU\_HFRCOCTRL and CMU\_AUXHFRCOCTRL registers.

When Voltage Scaling is used (not available on EFM32xG1 and EFR32xG1 devices), the HFRCO and AUXHFRCO must be tuned to frequencies that do not exceed the maximum system frequency permitted with scaling before voltage scaling is actually applied.

Emlib has specific functions to change the frequency band to which the AUXHFRCO and HFRCO are tuned. Use of emlib is strongly recommended because it specifically handles the need to increase the number of flash wait states or voltage scaling when a higher frequency tuning band is selected. These functions switch to the desired frequency band by loading the correct tuning value from the Device Information (DI) page.

**Table 2.8. emlib Functions for Changing the AUXHFRCO and HFRCO Tuning Bands**

emlib Function	Usage	Example
<code>CMU_HFRCOBandSet(CMU_HFRCOFreq_TypeDef setFreq)</code>	Change HFRCO frequency band.	<code>CMU_HFRCOBandSet(cmuHFRCOFreq_26M0Hz);</code>
<code>CMU_AUXHFRCOBandSet(CMU_AUXHFRCOFreq_TypeDef setFreq)</code>	Change AUXHFRCO frequency band.	<code>CMU_AUXHFRCOBandSet(cmuAUXHFRCOFreq_13M0Hz);</code>

### 2.3.4 LFRCO

It is possible to calibrate the LFRCO to achieve higher accuracy. The frequency is adjusted by changing the TUNING bitfield in the CMU\_LFRCOCTRL register. The LFRCO is also calibrated in production, and its default TUNING value is set during reset.

Voltage reference duty cycling can be enabled for the LFRCO by setting the ENVREF bit in the CMU\_LFRCOCTRL register before enabling the LFRCO. This reduces current consumption at the expense of slightly worse frequency accuracy, especially at high temperatures. Comparator chopping and dynamic element matching are enabled with the ENCHOP and ENDEM bits in the CMU\_LFRCOCTRL register, which improves the average LFRCO frequency accuracy at the cost of reduced cycle-to-cycle accuracy (increased jitter).

### 2.3.5 PLFRCO

The Precision Low Frequency RC Oscillator (PLFRCO), is a 500 ppm RC oscillator that eliminates the need for a 32.768kHz crystal in Bluetooth Low Energy applications by automatically recalibrating itself against the HFXO. The PLFRCO operates in energy modes EM0/1/2/3. In both hibernate (EM4H) and shutdown modes (EM4S), the PLFRCO is powered down and thus cannot provide a clock to any peripherals that can operate in these modes.

Several times a second, the PLFRCO checks for a relative change in temperature. If the change is large enough, the PLFRCO will start the HFXO and recalibrate to maintain 500 ppm. Temperature checking is also performed in EM2/3, and the PLFRCO can wake from these modes, go to EM1, start the HFXO, recalibrate, and go back to EM2/3 automatically without any software interaction.

After being enabled, the PLFRCO will perform a one time baseline calibration to determine the minimum and maximum frequencies of the oscillator, perform a calibration to adjust its fine trim tuning, and take a relative temperature measurement. The temperature measurement is not correlated to a specific temperature in degrees centigrade. Instead, it is a part-specific measurement that allows the PLFRCO to determine when the temperature has changed by a small amount. Once a large enough change has occurred, the PLFRCO will recalibrate against the HFXO.

For the PLFRCO to operate correctly, the HFXO must be connected to a 38.4 MHz crystal. Other frequencies are not supported and, along with failure of the HFXO to start, cause the PLFRCOHFXODNSERR error bit in the CMU Interrupt Flag (CMU\_IF) register to be set.

### 2.3.6 ULFRCO

The ULFRCO is always on in EM0, EM1, EM2, EM3 and EM4H and cannot be disabled via the CMU\_OSCENCMD register. As such, it is always available as a clock source for many of the peripherals in the low-frequency clock domains. It is not possible to calibrate the ULFRCO to achieve higher accuracy.

## 2.4 Oscillator Start-Up Time and Time-Out

The start-up time for each of the previously discussed oscillators differs and, in certain cases, can be further extended by one or more programmable time-out delays. When enabled, the oscillator's output is given time to stabilize by stalling assertion of its ready signal for the specified number of clock cycles. Low start-up times can be selected when the clock is coming from a high quality source, while longer time-out delays are necessary when the clock is coming directly from a crystal.

Programmable time-outs are available for the LFXO, HFXO, and LFRCO. The HFRCO, AUXHFRCO, PLFRCO, ULFRCO, and USHFRCO time-out delays are fixed and cannot be changed.

**Table 2.9. Oscillator Time-Out Configuraton**

Oscillator	Bit Field	Register
LFXO	TIMEOUT	CMU_LFXOCTRL
HFXO	<ul style="list-style-type: none"> <li>STARTUPTIMEOUT</li> <li>STEADYTIMEOUT</li> <li>PEAKDETTIMEOUT</li> <li>SHUNTOPTTIMEOUT</li> </ul>	CMU_HFXOTIMEOUTCTRL
LFRCO	TIMEOUT	CMU_LFRCOCTRL
HFRCO	Start-up time is fixed.	
AUXHFRCO	Start-up time is fixed.	
PLFRCO	Start-up time is fixed.	
ULFRCO	Start-up time is fixed.	
USHFRCO	Start-up time is fixed.	

### 2.4.1 HFXO Deterministic Start-up Time

A second time-out counter allows the HFXO to achieve deterministic start-up timing based on the LFXO, ULFRCO, or LFRCO. It runs off the LFECLK and can even be used during wake-up from EM2 when either the ULFRCO, LFRCO, or LFXO is already running and stable (see [5.2.3 Automatic HFXO Start with Deterministic Start-Up](#)).

When enabled, this counter delays HFXO ready assertion by the number of LFECLK cycles specified by the LFTIMEOUT bit field in the CMU\_HFXOCTRL register. The HFXO ready signal is asserted when the time-out counters configured via the CMU\_HFXOTIMEOUTCTRL register and the LFTIMEOUT counter have both elapsed. If the LFTIMEOUT countdown completes first, the LFTIMEOUTERR bit in CMU\_IF will be set. Note that use of LFTIMEOUT requires the peripheral causing the wake-up from EM2 to reside in the LFECLK domain.

## 2.5 Prescaling

Each of the clock sub-branches derived from the HFCLK, such as the HFCORECLK, HFBUSCLK, and HFPERCLK, can be individually prescaled by a factor of 1 to 512, while the HFCLK itself can be divided down by a value between 1 and 32. The HFCORECLK drives the CPU and modules tightly coupled to it like the flash (MSC) and SRAM. The HFBUSCLK does the same for modules which can read and write data on their own like the LDMA and USB but also for modules requiring fast response to CPU reads and writes, such as the GPIO and external bus interface (EBI). The HFPERCLK and its branches (HFPERBCLK and HFPERCCLK) drive high-frequency peripherals like the timers and USARTs. Some peripherals permit further clock prescaling (such as the ADC), which is controlled independently in each such peripheral's register space.

Prescaling is controlled independently by dedicated bit fields for most peripherals in the low frequency clock domains (LFA, LFB, and LFE), with the exception of the Pulse Counter (PCNT).

**Table 2.10. Prescaler of Clock Branches**

Clock Branch	Prescaler Bitfield <sup>1</sup>	Prescaler Register	Prescaler Range
HFCLK	PRESC	CMU_HFPRESC	1 to 32
HFPERCLK	PRESC	CMU_HFPERPRESC	1 to 512
HFPERBCLK	PRESC	CMU_HFPERPRESCB	1 to 512
HFPERCCLK	PRESC	CMU_HFPERPRESCC	1 to 512
HFRADIOCLK	PRESC	CMU_HFRADIOPRESC	1 to 512
HFCORECLK	PRESC	CMU_HFCOREPRESC	1 to 512
HFEXPCLK	PRESC	CMU_HFEXPPRESC	1 to 512
LFACLK	LCD	CMU_LFAPRESC0	2 <sup>0</sup> to 2 <sup>7</sup>
	LESENSE		2 <sup>0</sup> to 2 <sup>3</sup>
	LETIMER0, LETIMER1		2 <sup>0</sup> to 2 <sup>15</sup>
	RTC		2 <sup>0</sup> to 2 <sup>15</sup>
LFBCLK	CSEN	CMU_LFBPRESC0	2 <sup>4</sup> to 2 <sup>7</sup>
	LEUART0, LEUART1		2 <sup>0</sup> to 2 <sup>3</sup>
	SYSTICK		2 <sup>0</sup>
LFECLK	RTCC	CMU_LFEPRESC0	2 <sup>0</sup> or 2 <sup>0</sup> to 2 <sup>2</sup>
<b>Note:</b> 1. Not all prescaler bitfields are available on a given device. Refer to the device reference manual and data sheet for details.			

Emlib has functions to set the clock prescalers, and its use is highly encouraged because synchronization is required for prescalers in the low frequency clock domains.

**Table 2.11. emlib Clock Divider and Prescaler Functions**

emlib Function	Divider/Prescaler	Example
CMU_ClockDivSet(CMU_Clock_TypeDef clock, CMU_ClkDiv_TypeDef div)	One of the enumerated power-of-2 dividers of type CMU_ClkDiv_TypeDef	Divide by 32768 (2 <sup>15</sup> ) for LETIMER0: CMU_ClockDivSet(cmuClock_LETIMER0, cmuClkDiv_32768);
CMU_ClockPrescSet(CMU_Clock_TypeDef clock, uint32_t presc)	An integer prescaler between 1 and 512	HFPERCLK divide by 6: CMU_ClockDivSet(cmuClock_HFPER, 6);



When using these functions, careful consideration is required for both parameters. Not all clocks have a prescaler, and the maximum prescaling value is also not the same for the different clocks (HFPERCLK, for instance, has a maximum of 512 while the LETIMER clocks can be divided by 32768).

## 2.6 Flash Wait States

When increasing the memory subsystem clock (HFCLK) frequency above certain limits, the number of wait states required for flash read accesses must be increased **before** the frequency change is performed. Likewise, the number of wait states can be reduced when the HFCLK frequency falls below certain limits, and this must be performed **after** the frequency change has taken place. Wait state and frequency changes are properly sequenced and handled automatically by emlib's CMU functions, and their use is strongly encouraged. Changes to the number of wait states can be made under user control directly by writing to the MODE bit field in the MSC\_READCTRL register.

**Table 2.12. Flash Wait States for EFM32xG1 and EFR32xG1**

Clock Frequency	Minimum Flash Wait States
HFCLK $\leq$ 32 MHz	0
HFCLK > 32 MHz	1

**Table 2.13. Flash Wait States for EFM32xG12/13 and EFR32xG12/13**

Clock Frequency	Minimum Flash Wait States
HFCLK $\leq$ 25 MHz	0
HFCLK > 25 MHz	1

**Table 2.14. Flash Wait States for Giant Gecko Series 1**

Clock Frequency	Minimum Flash Wait States
HFCLK $\leq$ 18 MHz	0
18 MHz < HFCLK $\leq$ 36 MHz	1
36 MHz < HFCLK $\leq$ 54 MHz	2
54 MHz < HFCLK $\leq$ 72 MHz	3

Voltage scaling (not supported on EFM32xG1 and EFR32xG1 devices) allows for a tradeoff between power and performance. The flash wait states for voltage scaling level 0 are described in table below. Operation above 21 MHz with voltage scaling is not supported.

**Table 2.15. Flash Wait States at Voltage Scaling Level 0**

Clock Frequency	Minimum Flash Wait States
HFCLK $\leq$ 7 MHz	0
7 MHz < HFCLK $\leq$ 14 MHz	1
14 MHz < HFCLK $\leq$ 21 MHz	2

The emlib functions below optimize flash access wait-state configuration if the source or frequency of HFCLK is changed when invoking these functions.

- CMU\_ClockDivSet(CMU\_Clock\_TypeDef clock, CMU\_ClkDiv\_TypeDef div)
- CMU\_ClockPrescSet(CMU\_Clock\_TypeDef clock, CMU\_ClkPresc\_TypeDef presc)
- CMU\_ClockSelectSet(CMU\_Clock\_TypeDef clock, CMU\_Select\_TypeDef ref)
- CMU\_HFRCOBandSet(CMU\_HFRCOFreq\_TypeDef setFreq)
- CMU\_HFXOAutostartEnable(uint32\_t userSel, bool enEM0EM1Start, bool enEM0EM1StartSel)

## 2.7 Low Energy (LE) Peripheral Clock Divider

To use the low energy peripheral modules, the LE interface clock (HFCLKLE) must be enabled in addition to the module clock.

The HFCLKLEPRESC bitfield in the CMU\_HFPRESC register is used to divide the HFBUSCLK<sub>LE</sub> frequency to ensure the HFCLKLE frequency is within the limit.

The WSHFLE bitfield in the CMU\_CTRL register is used to ensure that the Low Energy Peripheral Interface is able to operate at the given HFBUSCLK<sub>LE</sub> frequency by inserting wait states when using this interface.

**Table 2.16. Low Energy Peripheral Clock Divider**

Device	HFBUSCLK <sub>LE</sub> Maximum	HFCLKLE Maximum	WSHFLE	HFCLKLEPRESC
<ul style="list-style-type: none"> <li>• EFM32xG1</li> <li>• EFM32xG12</li> <li>• EFM32xG13</li> <li>• EFR32xG1</li> <li>• EFR32xG12</li> <li>• EFR32xG13</li> </ul>	40 MHz	16 MHz	<ul style="list-style-type: none"> <li>• 0 or 1 if HFBUSCLK<sub>LE</sub> ≤ 32 MHz</li> <li>• 1 if HFBUSCLK<sub>LE</sub> &gt; 32 MHz</li> </ul>	<ul style="list-style-type: none"> <li>• DIV2 or DIV4 if HFBUSCLK<sub>LE</sub> ≤ 32 MHz</li> <li>• DIV4 if HFBUSCLK<sub>LE</sub> &gt; 32 MHz</li> </ul>

Before going to a high frequency, make sure the registers in the table above have the correct values. When going down in frequency, make sure to keep the registers at the values required by the higher frequency until after the switch completes.

To make this task easier, there is also a function available in the emlib to ensure the registers in the table above have the correct values when enabling the LE clock.

**Table 2.17. The emlib Function to Enable a Module Clock**

emlib Function	Usage	Example
CMU_ClockEnable(CMU_Clock_TypeDef clock, bool enable)	To enable a module clock.	Enable LE clock with correct settings on corresponding registers: CMU_ClockEnable(cmuClock_HFLE, true);

## 2.8 External Clock Sources

By default, the LFXO and HFXO are started in crystal mode, but it is possible to connect an active external sine wave or square wave clock source to the LFX<sub>TAL\_N</sub> and HFX<sub>TAL\_N</sub> pins of the LFXO and HFXO as discussed in the following sections.

### 2.8.1 External Sine Wave

An AC-coupled, externally buffered sine wave can be applied to the HFX<sub>TAL\_N</sub> or LFX<sub>TAL\_N</sub> pin. The amplitude of this signal must be at least 200 mV peak-to-peak, and the frequency is subject to the same limit as that of a crystal connected to the HFXO or LFXO.

Each oscillator has a way to be configured for use with a stimulus other than a crystal. In the case of the HFXO, the MODE bit in the CMU\_HFXOCTRL register is set to indicate that an external clock source (EXTCLK) is being used. Sine wave operation for the LFXO is selected by the BUFEXTCLK setting of the CMU\_LFXOCTRL register's MODE bit field.

### 2.8.2 Digital External Clock

A rail-to-rail square wave with 50% duty cycle can be applied to the HFX<sub>TAL\_N</sub> or LFX<sub>TAL\_N</sub> pin, subject to the same frequency limit as that of a crystal connected to the HFXO or LFXO.

Each oscillator has a way to be configured for use with a stimulus other than a crystal. In the case of the HFXO, the MODE bit in the CMU\_HFXOCTRL register is set to indicate that an external clock source (EXTCLK) is being used. Operation with a digital external clock for the LFXO is selected by the DIGEXTCLK setting of the CMU\_LFXOCTRL register's MODE bit field.

### 2.8.3 Oscillator Pin Availability

When a clock is supplied via LFX TAL\_N, the corresponding LFX TAL\_P pin is not needed and can be used for GPIO or peripheral functionality. HFX TAL\_P availability when not used to connect a crystal is device-dependent and can be found in the datasheet pin alternate functionality tables.

## 2.9 Output Clock to Pin

The CMU can drive user-specified clocks on certain pins. Selection is done using the CLKOUTSELn bit fields in the CMU\_CTRL register. It is also necessary to (a) select which pins are driven in the CMU\_ROUTELOC0 register, (b) configure them as outputs in the appropriate GPIO pin mode registers, and (c) enable each one via its corresponding bit in the CMU\_ROUTEPEN register.

Note that a clock sourced from an oscillator (e.g. the HFXO) can be unstable after startup and should not be output on a pin before its corresponding ready flag (e.g. HFXORDY) is set in the CMU\_STATUS register.

**Table 2.18. Clock Output on a Pin**

Pin	Bit Field and Register
CMU_OUT0	CLKOUTSEL0 in CMU_CTRL: <ul style="list-style-type: none"> <li>• ULFRCO (directly from oscillator)</li> <li>• LFRCO (directly from oscillator)</li> <li>• LFXO (directly from oscillator)</li> <li>• HFXO (directly from oscillator)</li> <li>• HFEXPCLK</li> <li>• ULFRCOQ (qualified)</li> <li>• LFRCOQ (qualified)</li> <li>• LFXOQ (qualified)</li> <li>• HFRCOQ (qualified)</li> <li>• AUXHFRCOQ (qualified)</li> <li>• HFXOQ (qualified)</li> <li>• HFSRCCLK</li> <li>• PLFRCO (directly from oscillator)<sup>1</sup></li> <li>• PLFRCOQ (qualified)<sup>1</sup></li> <li>• USHFRCOQ (qualified)<sup>2</sup></li> </ul>
CMU_OUT1	CLKOUTSEL1 in CMU_CTRL: <ul style="list-style-type: none"> <li>• ULFRCO (directly from oscillator)</li> <li>• LFRCO (directly from oscillator)</li> <li>• LFXO (directly from oscillator)</li> <li>• HFXO (directly from oscillator)</li> <li>• HFEXPCLK</li> <li>• ULFRCOQ (qualified)</li> <li>• LFRCOQ (qualified)</li> <li>• LFXOQ (qualified)</li> <li>• HFRCOQ (qualified)</li> <li>• AUXHFRCOQ (qualified)</li> <li>• HFXOQ (qualified)</li> <li>• HFSRCCLK</li> <li>• USHFRCOQ (qualified)<sup>2</sup></li> </ul>

Pin	Bit Field and Register
CMU_OUT2 <sup>2</sup>	CLKOUTSEL2 in CMU_CTRL: <ul style="list-style-type: none"> <li>• ULFRCO (directly from oscillator)</li> <li>• LFRCO (directly from oscillator)</li> <li>• LFXO (directly from oscillator)</li> <li>• HFXODIV2Q (HFXO ÷ 2 qualified)</li> <li>• HFXO (directly from oscillator)</li> <li>• HFEXPCLK</li> <li>• HFXOX2Q (HFXO × 2 qualified)</li> <li>• ULFRCOQ (qualified)</li> <li>• LFRCOQ (qualified)</li> <li>• LFXOQ (qualified)</li> <li>• HFRCOQ (qualified)</li> <li>• AUXHFRCOQ (qualified)</li> <li>• HFXOQ (qualified)</li> <li>• USHFRCOQ (qualified)</li> </ul>
Location	CLKOUT0LOC, CLKOUT1LOC, and CLKOUT2LOC <sup>2</sup> in CMU_ROUTELOC0
Enable	CLKOUT0PEN, CLKOUT1PEN, and CLKOUT2PEN <sup>2</sup> in CMU_ROUTEPEN register.
<b>Note:</b> <ol style="list-style-type: none"> <li>1. Blue/Flex/Mighty Gecko 13 families and Jade/Pearl Gecko 13 only</li> <li>2. Giant Gecko Series 1 only</li> </ol>	

## 2.10 Clock Output to PRS

The CMU can be used as a PRS producer with the clocks selected by the CLKOUTSEL bit fields in the CMU\_CTRL register directed to any of the PRS consumers.

Other than picking the clock(s) desired via the CLKOUTSEL bit field(s), no additional configuration of the CMU is required. Instead, a given PRS channel routes one of the CMU clock outputs to a consumer via the SOURCESEL and SIGSEL fields in the PRS\_CHx\_CTRL register.

Apart from its typical uses (e.g. for ADC conversion start timing), the PRS can be used as an enhanced clock output routing mechanism. Depending on the device, each PRS channel can be output to anywhere between 3 and 17 different pins, making it possible to route the different CMU clock outputs to pins not otherwise made available via location bit fields in the CMU\_ROUTELOC0 register.

## 2.11 Interrupts

The CMU can request interrupts from multiple sources that are serviced by a single interrupt vector. If CMU interrupts are enabled, an interrupt is requested when one or more of the flags in CMU\_IF register and their corresponding bits in CMU\_IEN register are set.

The LFRCORDY and LFXORDY interrupts can be used to wake from EM2. In this way, waiting for either the LFRCO or LFXO to stabilize by polling its associated ready bit can be avoided by going into EM2 after enabling the oscillator and sleeping until the ready interrupt causes a wake-up.

## 2.12 Automatic HFXO Start

EFM32 and EFR32 Wireless Gecko Series 1 devices can enable the HFXO and select it as the HFSRCCLK automatically under hardware control. This is intended to minimize current draw by allowing the system to remain in a low-energy mode until the HFXO is ready instead of having software poll the HFXORDY bit in the CMU\_STATUS or CMU\_IF register.

The AUTOSTARTRDYSEL\_RAC bit in the HFXOCTRL register on the EFR32 Wireless Gecko Series 1 family permits automatic HFXO start-up and its selection as the HFSRCCLK when ready in response to the wake-up event from the Radio Controller (RAC). The CMU documentation for these devices describes a typical use case whereby the RAC (which must run from the HFXO) periodically wakes from EM2 to perform work and then goes back to sleep all without software intervention courtesy of this feature.

A separate mechanism controlled by the AUTOSTARTSELEMOEM1 and AUTOSTARTEM0EM1 bits in the CMU\_HFXOCTRL register performs a similar function depending on the current energy mode.

**Table 2.19. Energy Mode-Dependent HFXO Start-up and HFSRCCLK Selection**

AUTOSTARTSELEMOEM1	AUTOSTARTEM0EM1	Action
0	0	None. HFXO enabled in software as usual.
0	1	<ul style="list-style-type: none"> <li>Automatic start-up of the HFXO in EM0/EM1 (also after entry from EM2/EM3).</li> <li>HFSRCCLK remains unchanged.</li> </ul>
1	X	<ul style="list-style-type: none"> <li>Automatic start-up of the HFXO in EM0/EM1 (also after entry from EM2/EM3).</li> <li>Immediate selection of the HFXO as the HFSRCCLK</li> <li>HFSRCCLK stalled until the HFXO is ready.</li> </ul>

When AUTOSTARTSELEMOEM1 is set to 1 in EM0/EM1 (regardless of the state of the AUTOSTARTRDYSEL\_RAC or AUTOSTARTEM0EM1 bits), selection of the HFXO as the HFSRCCLK will occur immediately, even if HFXO is not yet ready. Upon wake-up into EM0/EM1, this can therefore lead to a relatively long start-up time as the system will not operate from the HFRCO as it would otherwise normally do (see [5.2.2 Automatic HFXO Start with Normal Start-Up](#) and [5.2.3 Automatic HFXO Start with Deterministic Start-Up](#)).

Care should be taken to ensure that the settings of the MSC\_READCTRL (flash wait states) and CMU\_CTRL (WSHFLE) registers are compatible with the HFXO frequency before enabling the automatic start-up feature. This is properly handled when HFXO auto-start is enabled using the `emlib CMU_HFXOAutostartEnable()` function.

## 2.13 Digital Phased-Locked Loop (DPLL)

The Digital Phase-Locked Loop (DPLL) uses a digitally controlled oscillator (DCO) and 12-bit N and M dividers as part of a feedback mechanism that allows more accurate tuning of the HFRCO clock output.

**Note:** EFR32 Wireless Gecko Series 1 and EFM32xG1 devices do not include the DPLL.

**Table 2.20. Digital Phase-Locked Loop Operation**

Item	Operation
Frequency-lock loop mode (FREQLL)	<ul style="list-style-type: none"> <li>Keeps the DCO frequency-locked to the reference clock, which means the DCO frequency will be accurate.</li> <li>Phase error can accumulate over time and cause the average frequency error to be non-zero.</li> <li>FREQLL mode provides better jitter and transient performance and should be used unless a specific phase requirement exists.</li> </ul>
Phase-lock loop mode (PHASELL)	<ul style="list-style-type: none"> <li>Keeps the DCO phase-locked to the reference clock,.</li> <li>Phase error does not accumulate over time. so the average frequency error converges to zero.</li> </ul>
Reference clock source (FREF)	Selected by REFSEL bit field in the CMU_DPLLCTRL register: <ul style="list-style-type: none"> <li>HFXO</li> <li>LFXO</li> <li>CLKIN0</li> </ul>
Output frequency	<ul style="list-style-type: none"> <li>Output frequency = <math>FREF \times (N+1)/(M+1)</math>, where N (must &gt; 32) and M are 12-bit values written to the CMU_DPLLCTRL1 register.</li> <li>The DCO lock time increases and DCO jitter decreases as N increases.</li> <li><math>N+1 &gt; 300</math> recommended as a reasonable compromise between lock time and jitter unless a specific lock time is required.</li> <li>All configuration must be done before enabling the DPLL and must not be changed while the DPLL is running.</li> </ul>
Lock detection	Associated interrupt flag and enable bits in the CMU_IF and CMU_IEN registers: <ul style="list-style-type: none"> <li>DPLLRDY is set when the DPLL successfully locks to the reference clock based on the programmed configuration.</li> <li>DPLLLOCKFAILOW is set when DPLL fails to lock because the period lower boundary is hit.</li> <li>DPLLLOCKFAIHIGH is set when DPLL fail to lock because the period upper boundary is hit.</li> </ul>
Output spectrum spreading	The DPLL can randomize the generated output period by a configurable amount of spread.
Enabling and disabling	<ul style="list-style-type: none"> <li>Software enable and disable bits reside in the CMU_OSCENCMD register.</li> <li>The DPLL is disabled automatically when entering EM2, EM3, EM4H or EM4S.</li> <li>Before enabling DPLL, the HFCLK must temporarily be switched to the HFRCODIV2 source until the DPLL is locked to avoid exceeding the maximum operating frequency due to overshoot.</li> <li>Before enabling DPLL, flash wait states must be increased if warranted by the selected target frequency</li> <li>It is also necessary to set the FINETUNINGEN bit in the CMU_HFRCOCTRL register to link the DPLL with the HFRCO.</li> <li>The HFRCO serves as the local oscillator for DPLL; it is also enabled/disabled when DPLL is enabled/disabled.</li> </ul>

## 3. Energy Modes

### 3.1 Active Oscillators

The energy mode of the device determines which oscillators are active. In EM0 and EM1, all oscillators can be enabled and used as clock sources. Upon entering EM2, the high frequency oscillators (HFXO, HFRCO, AUXHFRCO, and USHFRCO, if present) shut off automatically, such that the high frequency peripherals running from them are also effectively shutdown. In EM3, the low frequency oscillators (LFXO and LFRCO, but not the PLFRCO, if present) also stop, disabling the low frequency peripherals. The ULFRCO is active in all energy modes down to EM4H and is only disabled in EM4S unless explicitly retained via the RETAINULFRCO bit in the EMU\_EM4CTRL register.

The following table summarizes oscillator availability in each energy mode:

**Table 3.1. Energy Mode Oscillator Availability**

Oscillator	Energy Mode					
	EM0	EM1	EM2	EM3	EM4H	EM4S
HFXO	Available	Available	On demand <sup>1</sup>	On demand <sup>1</sup>	—	—
HFRCO	Available	Available	—	—	—	—
AUXHFRCO	Available	Available	On demand <sup>2</sup>	On demand <sup>2</sup>	—	—
USHFRCO	Available	Available	—	—	—	—
DPLL	Available	Available	—	—	—	—
LFXO	Available	Available	Available	—	Available <sup>3</sup>	Available <sup>3</sup>
LFRCO	Available	Available	Available	—	Available <sup>4</sup>	Available <sup>4</sup>
PLFRCO	Available	Available	Available	Available	—	—
ULFRCO	On	On	On	On	On	Available <sup>5</sup>
<p><b>Note:</b></p> <ol style="list-style-type: none"> <li>1. If needed by the PLFRCO for calibration.</li> <li>2. In response to an asynchronous ADC trigger from the PRS.</li> <li>3. If retained by the RETAINLFXO bit in EMU_EM4CTRL.</li> <li>4. If retained by the RETAINLFRCO bit in EMU_EM4CTRL.</li> <li>5. If retained by the RETAINULFRCO bit in EMU_EM4CTRL.</li> </ol>						

### 3.2 Wake Up Considerations

#### 3.2.1 Waking up from Low-Energy Modes

All the oscillators are able to run in EM1, so the core wakes up instantly from this energy mode. In EM2 and EM3 the high frequency oscillators are disabled, and these need to be re-enabled before the core starts running code.

When waking up from EM2 or EM3, the core will run from the HFRCO by default, regardless of which oscillator it was running from before entering these energy modes. The HFRCO has a very short wake-up time, and it takes only few microseconds before the CPU starts running code. The previously-selected HFRCO band is also restored by hardware on wake-up. The core will run the HFRCO at the default frequency band when waking up from EM4H or EM4S.

**Note:** Refer to the device-specific data sheet for the wake-up times from each energy mode.




### 3.2.2 Restoring the Oscillator

To use an oscillator other than the HFRCO after wake-up from a low-energy mode, the user must either enable and select the oscillator manually or use the energy mode entry functions in emlib, like `EMU_EnterEM2()`, which can handle this automatically.

If an oscillator (the HFXO, for instance) is manually selected as a clock source before it is stable, the system may not operate correctly. The `EMU_EnterEM2()` and `EMU_EnterEM3()` functions in emlib have a boolean parameter that permits any previously enabled oscillators to be restored upon wake-up (see figure below).

When the user chooses not to restore previously enabled oscillators upon low-energy mode wake-up, any oscillator, other than the HFRCO, that is needed must be manually enabled and selected as a clock source. When the `EMU_EnterEM2()` or `EMU_EnterEM3()` boolean restore parameter is true, emlib will re-enable oscillators, wait for the previously selected HFCLK source to stabilize, and re-select it as the HFCLK at the expense of additional processing time upon wake-up. If the HFRCO was disabled prior to low-energy mode entry (e.g. the HFCLK was sourced from the HFXO), emlib will also disable it after restoring the previously selected HFCLK source.



**Figure 3.1. Oscillator restoring**


The LFXO and HFXO have programmable start-up delays that are set in software by bit fields in each oscillator's respective control registers (see [Table 2.9 Oscillator Time-Out Configuraton on page 15](#)). These bit fields specify the number of cycles that must elapse before the oscillator's ready flag is set and can be adjusted to match the characteristics of a particular crystal (faster or slower start-up). A longer time-out (e.g. 16K cycles) guarantees oscillator stability but also extends the period after wake-up spent polling the oscillator's ready flag. For a 32 MHz crystal, a time-out of 16K translates into an approximate delay of 500  $\mu$ s between the HFXO starting up and its ready flag being set. A lower time-out results in the ready flag setting sooner, but with the risk that the oscillator might not yet be stable.

Each oscillator's ready flag can also be enabled as an interrupt request, the benefit of which is that the processor can continue running code after enabling an oscillator without the need for polling. This is particularly useful when the HFXO provides the HFCLK. Instead of using the `EMU_EnterEM2()` or `EMU_EnterEM3()` restore capability, the HFXO ready interrupt can be enabled prior to entering EM2 or EM3. Upon wake-up, software can manually restart the HFXO and continue running code with the HFCLK still sourced from the HFRCO, only switching to the HFXO when the ready interrupt is eventually requested.

## 4. RC Oscillator Calibration

The CMU has built-in hardware support to efficiently calibrate the RC oscillators at run-time by comparing the RC oscillator frequency with a selected reference clock. When the calibration circuit is started, one down-counter running from a selectable clock (DOWNSEL bit field in the CMU\_CALCTRL register) and one up-counter running from another selectable clock (UPSEL bit field in the CMU\_CALCTRL register) are started simultaneously.

When the down-counter has reached 0, the up-counter is sampled and the CALRDY interrupt flag is set. If the CONT bit in the CMU\_CALCTRL register is cleared, the counters are stopped after finishing the ongoing calibration. Continuous mode is selected by setting the CONT bit, such that the down-counter reloads its top value and continues counting, and the up-counter restarts from 0. Software can then read the sampled up-counter value from the CMU\_CALCNT register.



**Figure 4.1. Hardware Support for RC Oscillator Calibration**

The initial down-counter value (TOP) is written to the CMU\_CALCNT register before starting the calibration. When the calibration finishes, the up-counter is also read from CMU\_CALCNT. For the selected up- and down-counter clocks, the following formula is used to calculate the desired up counter value (UPCOUNT<sub>DESIRED</sub>):

$$\text{UPCOUNT}_{\text{DESIRED}} = \frac{(\text{TOP} + 1) \times \text{UPCLK}_{\text{FREQ}}}{\text{DOWNCLK}_{\text{FREQ}}}$$

As noted above, TOP is the value from which the down-counter starts; UPCLK<sub>FREQ</sub> and DOWNCLK<sub>FREQ</sub> are the frequencies of the oscillators selected to provide the clocks for the up- and down-counters. The maximum value for TOP is 0xFFFFF, and TOP is directly proportional to calibration accuracy and time such that a higher value for TOP results in better calibration accuracy at the expense of more calibration time.

It is possible to select the RC oscillator for calibration as the source of the clock for the up- or down-counter, but the UPCLK<sub>FREQ</sub> should be less than DOWNCLK<sub>FREQ</sub> to make sure UPCOUNT<sub>DESIRED</sub> is less than the maximum 20-bit up counter value of 0xFFFFF.

By adjusting the TUNING bit field in the corresponding RC oscillator's control register (e.g. CMU\_HFRCOCTRL), the RC oscillator can be tuned to the desired frequency when the up counter value is close to or matches UPCOUNT<sub>DESIRED</sub>.

**Table 4.1. The CMU\_CALCTRL Register**

Bit Field	Usage
DOWNSEL	Down-counter clock source: <ul style="list-style-type: none"> <li>• HFCLK (Default)</li> <li>• HFXO</li> <li>• LFXO</li> <li>• HFRCO</li> <li>• LFRCO</li> <li>• AUXHFRCO</li> <li>• PRS (PRSDOWNSEL)</li> <li>• USHFRCO<sup>xref1</sup></li> <li>• PLFRCO<sup>2</sup></li> </ul>
UPSEL	Up-counter clock source: <ul style="list-style-type: none"> <li>• HFXO</li> <li>• LFXO</li> <li>• HFRCO</li> <li>• LFRCO</li> <li>• AUXHFRCO</li> <li>• PRS (PRSUPSEL)</li> <li>• USHFRCO<sup>xref1</sup></li> <li>• PLFRCO<sup>2</sup></li> </ul>
CONT	Enables continuous calibration.
PRSDOWNSEL	PRS channel for down-counter clock.
PRSUPSEL	PRS channel for up-counter clock.
<b>Note:</b> <ol style="list-style-type: none"> <li>1. Giant Gecko Series 1 only</li> <li>2. EFM32xG13 and EFR32xG13 only</li> </ol>	

An additional FINETUNING bit field is used to tune the HFRCO and AUXHFRCO frequencies in smaller increments than the TUNING bit field. By default, fine tuning is disabled and the FINETUNING value has no effect. Fine tuning can be enabled by writing 1 to FINE-TUNINGEN bitfield in the CMU\_HFRCCOCTRL and CMU\_AUXHFRCCOCTRL registers.

## 5. Software Examples

### 5.1 RC Oscillator Calibration

This example calibrates the RC oscillators against the crystal oscillators (see the table below) and displays the TUNING and FINETUNING values before and after calibration on the LCD.

**Table 5.1. Clock Selection for RC Oscillator Calibration**

RC Oscillator for Calibration	UPCLK	DOWNCLK
LFRCO	LFRCO	HFXO
HFRCO	LFXO	HFRCO
AUXHFRCO	LFXO	AUXHFRCO

The `calibrateRcOsc(CMU_Osc_TypeDef rcOsc, uint32_t rcOscFreq, bool calCont, bool fineEnable)` function in the `cmu_calibrate.c` source file shows how to use the emlib functions for RC oscillator calibration.

**Table 5.2. Parameters for `calibrateRcOsc()` Function**

Parameter	Use
<code>rcOsc</code>	RC oscillator for calibration.
<code>rcOscFreq</code>	<ul style="list-style-type: none"> <li>Frequency in Hz of RC oscillator to be calibrated.</li> <li>Calibration may fail if this value is far from the nominal frequency of the RC oscillator.</li> </ul>
<code>calCont</code>	True to enable continuous mode.
<code>fineEnable</code>	True to enable fine tuning.

The current TUNING value of the RC oscillator is loaded from the Device Information (DI) page or the TUNING bit field in the corresponding RC oscillator control register. The default down-counter initial value (TOP) is `0xFFFFF` for maximum calibration accuracy.

The calibration process is interrupt driven (`CMU_IRQHandler()` in `cmu_calibrate.c`), and the TUNING value can either be decremented or incremented in each iteration until the expected value for the up-counter (`UPCOUNT_DESIRED`) is reached.

Then the two last counter values are compared to see which one is closer to the one resulting from the formula, and the TUNING value is adjusted accordingly. The final saved TUNING value is displayed on the LCD, and the `endOfTune` flag is set to indicate that calibration is finished.

The HFRCO and AUXHFRCO frequencies can be tuned more accurately via the FINETUNING and FINETUNINGEN bit fields in the `CMU_HFRCOCTRL` and `CMU_AUXHFRCOCTRL` registers.

When fine tuning is used, the HFRCO and AUXHFRCO frequencies will drift away from their nominal frequencies when the FINETUNINGEN bits in the `CMU_HFRCOCTRL` and `CMU_AUXHFRCOCTRL` registers are set to 1 for the first time. This happens because the FINETUNING bit field values are not calibrated during production testing, and a default value of `0x1F` is used.

**Table 5.3. RC Oscillator Tuning Ranges**

RC Oscillator	Tuning Range
LFRCO	0 – 255
HFRCO	0 – 127
HFRCO FINETUNING	0 – 63
AUXHFRCO	0 – 127
AUXHFRCO FINETUNING	0 – 63

RC Oscillator	Tuning Range
<b>Note:</b> 1. Larger values written to the TUNING or FINETUNING bit fields translate into lower frequencies.	

If an oscilloscope is available, the RC oscillator output can be observed on one of the Starter Kit (STK) Expansion Header pins, which is configured as a CMU clock output pin during the calibration process. The following table lists the pin to probe on a given STK.

**Table 5.4. RC Oscillator Probe Output**

Device	Starter Kit	Expansion Header Pin
EFM32PG1	SLSTK3401A	16
EFR32MG1	SLWSTK6000A	
EFM32PG12	SLSTK3402A	
EFR32MG12	SLWSTK6000B	
EFM32GG11	SLSTK3701A	8

This example project uses the naming convention `BOARD_cmu_example`, where `BOARD` is one of the STK part numbers from the table above. A menu screen shows the RC oscillator to be calibrated; `BTN0` runs the calibration, and `BTN1` cycles through the different RC oscillators.

### 5.1.1 Calibrate LFRCO with HFXO

When the example code is run to calibrate the LFRCO against the HFXO, the output should look something like the screens shown below.

Press push button `BTN1` to select **[Example 1: HFXO to Calibrate LFRCO]**.

```
Example 1:
HFXO to Calibrate
LFRCO

Press BTN1 to next
menu
Press BTN0 to start
```

Press push button `BTN0` to start the LFRCO calibration process. The current LFRCO TUNING value and target up counter are displayed on the memory LCD as shown below.

```
Example 1:
HFXO to Calibrate
LFRCO

Old tune value: 167
UpCnt Target: 858
```

The final up counter and LFRCO TUNING value are displayed on the memory LCD when LFRCO calibration is complete.

```
Example 1:
HFXO to Calibrate
LFRCO

Old tune value: 167
UpCnt Target: 858

Tune count: 1
UpCnt Actual: 860
New tune value: 165

Press BTN0 to start
Press BTN1 to exit
```

### 5.1.2 Calibrate HFRCO with LFXO

When the example code is run to calibrate the HFRCO against the LFXO, the output should look something like the screens shown below.

Press push button BTN1 to select the **[Example 2: LFXO to Calibrate HFRCO]**.

```
Example 2:
LFXO to Calibrate
HFRCO

Press BTN1 to next
menu
Press BTN0 to start
```

Press push button BTN0 to start the HFRCO calibration process. The current HFRCO TUNING value, FINETUNE value (if enabled), and target up counter are displayed on the memory LCD as shown below.

```
Example 2:
LFXO to Calibrate
HFRCO

Old tune value: 62
Old finetune val: 31
UpCnt Target: 1808
```

The final up counter, HFRCO TUNING value, and FINETUNE value (if enabled) are displayed on the memory LCD when HFRCO calibration is complete.

```
Example 2:
LFXO to Calibrate
HFRCO

Old tune value: 62
Old finetune val: 31
UpCnt Target: 1808

Tune count: 1
UpCnt Actual: 1807
New tune value: 52
New finetune val: 35

Press BTN0 to start
Press BTN1 to exit
```

### 5.1.3 Calibrate AUXHFRCO with LFXO

When the example code is run to calibrate the AUHFRCO against the LFXO, the output should look something like the screens shown below.

Press push button BTN1 to select the **[Example 3: LFXO to Calibrate AUXHFRCO]**.

```
Example 3:
LFXO to Calibrate
AUXHFRCO

Press BTN1 to next
menu
Press BTN0 to start
```

Press push button BTN0 to start the AUXHFRCO calibration process. The current AUXHFRCO TUNING value, FINETUNE value (if enabled), and target up counter are displayed on the memory LCD as shown below.

```
Example 3:
LFXO to Calibrate
AUXHFRCO

Old tune value: 61
Old finetune val: 31
UpCnt Target: 1808
```

The final up counter, AUXHFRCO TUNING value, and FINETUNE value (if enabled) are displayed on the memory LCD when AUXHFRCO calibration is complete.

```
Example 3:
LFXO to Calibrate
AUXHFRCO

Old tune value: 61
Old finetune val: 31
UpCnt Target: 1808

Tune count: 1
UpCnt Actual: 1808
New tune value: 52
New finetune val: 33

Press BTN0 to start
Press BTN1 to exit
```

## 5.2 HFXO Start-Up Time

This example illustrates, in particular, when the HFXO is used, the time it takes to wake from EM2 and begin code execution depending upon the selected clock source and start-up mechanism. Via the PRS, the RTCC generates pulses at one second intervals that are routed to a pin. This pin, which can be observed on an oscilloscope, must be connected using a jumper wire to another pin, which, in turn, wakes the system via GPIO interrupts.

When configured to do so, enabling of the HFXO and its selection as the HFSRCCLK source is performed automatically by hardware upon wake-up from EM2. HFXO start-up time can be made deterministic and is programmed via the LFTIMEOUT bit field in the CMU\_HFXOCTRL register to be 16 LFECLK cycles (~ 488  $\mu$ s) in this example.

As noted above, GPIOs can be observed to trace the automatic HFXO start sequence. The pins used and their purpose are shown in the following tables and differ depending on the STK. To measure wake-up timing from EM2, exit the debugger and return to the IDE. With the STK still connected via the mini USB connector, switch the power selector on the STK to the BAT position and then back to the AEM position to reset the system and observe the different GPIO strobes and their timing.

**Table 5.5. Pin Use for HFXO Start-Up Demo**

Device	Starter Kit	RTCC PRS		GPIO IRQ		CMU IRQ		GPIO Wake-Up		HFSRCCLK	
		Output		Handler Entry		Handler Entry		Input		Output	
		GPIO	Expansion Header Pin	GPIO	Expansion Header Pin	GPIO	Expansion Header Pin	GPIO	Expansion Header Pin	GPIO	Expansion Header Pin
EFM32PG1	SLSTK3401A	PA0	12	PA1	14	PA2	3	PA3	5	PC10	16
EFM32PG12	SLSTK3402A										
EFR32MG1	WSTK6000A										
EFR32MG12	WSTK6000B										
EGM32GG11	STK3701A	PE10	4	PE11	6	PE12	8	PE13	10	PA12	3

Just as with the previous example, this project uses the naming convention `BOARD_cmu_hfxo_autostart`, where `BOARD` is the STK part number for the device being used.



### 5.2.1 Normal HFRCO Wake-Up

Set the `USE_AUTO_HFXO` define in `main_cmu_hfxo_autostart.c` to 0 to disable the automatic HFXO start feature (`USE_LFTIMEOUT` is not used here).

In this example, the device will run from the HFRCO when waking up from EM2, and the previously configured HFRCO band (19 MHz in this example) is also restored by hardware on wake-up. The HFRCO has a short wake-up time, and it takes about 10  $\mu$ s (see the figure below) before the CPU starts running code.

Normal HFRCO Start

Example

Connects PA3 to PA0  
to wakeup device from  
EM2 every second

EM2 wakeup count: 1




Figure 5.1. Normal HFRCO Start

### 5.2.2 Automatic HFXO Start with Normal Start-Up

Set the `USE_LFTIMEOUT` define in `main_cmu_hfxo_autostart.c` to 0 to disable the deterministic HFXO start-up feature (`USE_AUTO_HFXO` is set to 1).

In this example, the HFXO is automatically started and immediately selected upon waking from EM2 into EM0. The HFSRCCLK is stalled until HFXO becomes ready (see HFSRCCLK output in figure below), which can lead to a relatively long start-up time as the system will run from the HFRCO as it would otherwise do. The normal start-up time varies from crystal to crystal, so the timing of every HFXO start-up (~ 419  $\mu$ s in this example) differs even with the `CMU_HFXOTIMEOUTCTRL` register set to the same value.

Automatic HFXO Start

with Normal Start-up

Time Example

Connects PA3 to PA0  
to wakeup device from  
EM2 every second

EM2 wakeup count: 1




Figure 5.2. Automatic HFXO Start with Normal Start-up Time

### 5.2.3 Automatic HFXO Start with Deterministic Start-Up

Set the `USE_LFTIMEOUT` define in `main_cmu_hfxo_autostart.c` to 1 to enable the deterministic HFXO start-up feature (`USE_AUTO_HFXO` is set to 1).

In this example, HFXO ready assertion is delayed by 16 LFECLK cycles as programmed into the `CMU_HFXO_CTRL LFTIMEOUT` to achieve deterministic start-up time (~ 488  $\mu$ s on every HFXO start-up). The time base typically used for the normal start-up is not as accurate as the time base accuracy that can be achieved for the LFTIMEOUT counter, specifically if the timing is based on the LFXO. For a detailed timing diagram of CMU Automatic startup and selection of HFXO, please refer to the device reference manual.

Automatic HFXO Start  
with Deterministic  
Start-up Time  
Example

Connects PA3 to PA0  
to wakeup device from  
EM2 every second

EM2 wakeup count: 1




Figure 5.3. Automatic HFXO Start with Deterministic Start-up Time

### 5.3 Digital Phased-Locked Loop (DPLL)

This software example is run on the EFM32 Pearl Gecko PG12 Starter Kit (project `cmu_lfxo_dp11_pg` or `SLSTK3402A_cmu_lfxo_dp11`) with source file `main_cmu_lfxo_dp11.c`.

The Memory LCD display requires that the pin `EXTCOMIN` is toggled at a constant frequency to avoid charge buildup. The current Memory LCD display driver uses the `RTC/RTCC` to trigger a `PRS` output to toggle the `EXTCOMIN` pin at the required frequency.

The EFM32 Pearl Gecko PG12 device has a clock output on `PRS` function, which can achieve this output waveform automatically in `EM2` or `EM3`. The `ULFRCO` is selected as a `PRS` producer of `CMUCLKOUT0` (`PAL_GpioPinAutoToggle()` function in `main_cmu_lfxo_dp11.c`) to toggle the `EXTCOMIN` pin (`PD13`), but the pin toggle frequency is fixed at 1 kHz which is much higher than the nominal 64 Hz.

The `bool setupDp11(CMU_Osc_TypeDef xtalOsc, uint16_t factorN, uint16_t factorM)` function in the `main_cmu_lfxo_dp11.c` source file is used to set up the DPLL.

**Table 5.6. Parameters for `setupDp11()` Function**

Parameter	Usage
<code>xtalOsc</code>	The crystal oscillator for DPLL reference clock (see <a href="#">Table 2.20 Digital Phase-Locked Loop Operation on page 23</a> ).
<code>factorN</code>	The factor N to setup the locked DCO frequency (see <a href="#">Table 2.20 Digital Phase-Locked Loop Operation on page 23</a> ).
<code>factorM</code>	The factor M to setup the locked DCO frequency (see <a href="#">Table 2.20 Digital Phase-Locked Loop Operation on page 23</a> ).

This example uses the `LFXO` as the DPLL reference clock to generate the locked DCO frequency of 24.576 MHz ( $32768 \text{ Hz} \times 750$ ) from the 26 MHz `HFRCO` frequency band. Based on the formula in [Table 2.20 Digital Phase-Locked Loop Operation on page 23](#), factor M is 1 for a 32768 Hz  $F_{ref}$  if factor N is set to 1499.

The 24.576 MHz `HFRCO` can be used to generate the bit clock at 3.072 MHz ( $= 24.576 \text{ MHz}/8$ ) for a stereo 48 kHz 32-bit I2S data stream. This example configures `USART3` as the I2S master to send 48 kHz 32-bit dummy data `0x55AA55AA` continuously (see [Figure 5.4 USART3 Stereo 48 kHz 32-bit Data I2S Waveform on page 36](#)).

**Table 5.7. GPIO Usage on `USART3` I2S Master**


GPIO	Usage
<code>PD8</code> ( <code>USART3 #29</code> )	I2S word clock (EXP header pin 13)
<code>PB8</code> ( <code>USART3 #10</code> )	I2S bit clock (EXP header pin 11)
<code>PB6</code> ( <code>USART3 #10</code> )	I2S TX (EXP header pin 7)

```
DPLL Example
HFRCO is tuned to
24.576 MHz with LFXO

DPLL is locked

Transmit 48kHz 32-bit
I2S data on USART3

I2S_WS on PD8
I2S_CLK on PB8
I2S_TX on PB6
```



**Figure 5.4. USART3 Stereo 48 kHz 32-bit Data I2S Waveform**

If a scope is available, the HFSRCCLK (= HFRCO in this example) can be probed on PD10 (EXP header pin 12). Set the `CMU_OUT_EN` define in `main_cmu_lfxo_dpll.c` to 1 (default is 0) to enable this feature.

## 6. Revision History

### 6.1 Revision 1.10

2017-6-29

Rewrite and addition of EFM32xG13/EFR32xG13 and EFM32 Giant Gecko Series 1.


### 6.2 Revision 1.00

2017-1-26

Initial revision.

Silicon Labs

# Simplicity Studio™4



## Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!



**IoT Portfolio**  
[www.silabs.com/IoT](http://www.silabs.com/IoT)



**SW/HW**  
[www.silabs.com/simplicity](http://www.silabs.com/simplicity)



**Quality**  
[www.silabs.com/quality](http://www.silabs.com/quality)



**Support and Community**  
[community.silabs.com](http://community.silabs.com)

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR®, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOModem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.  
400 West Cesar Chavez  
Austin, TX 78701  
USA

<http://www.silabs.com>