


Design, Simulation, and Implementation of a 4-bit Synchronous Binary Counter using JK flipflop


Circuit diagram:




Outputs:







Theory work:



perimal value Q3 Q2 Q1 Q0 Qx+ Gx+ Gx+ Q+ Q+ Q+ Qx																
0	6000	0	0	ر ا م	031	- Q ₂ +	QIT	- व		72	31	30	K3	K2	K1	KO
1	0	0	0	1	0	0	0	0	0	0	0	×	×	×	×	×
2	0	0	1	0	0	0		1	0	0	×	1	/x	×	X O	1
3	0	0	1	1	0	1	0	0	0	1	X	×	×	X	1	X
Ч	0	١	0	0	0	1	0	1	10	×	.0	· ·	×	0	×	×
5	0	1	0	1	0	1	1	0	0	×	4	×	×	0	×	1
6	0	1	ı	0	D	L	1	1	0	X	.×	1	×	0	0	×
7	0	1	1	1	1	Ó	0	O,	1	X	×	×	×	1	1	1
8	1	0	0	0	t .	0	0	,	×	0	-0	1,	0	×	X	X
9	1	0	0	1	1	0	Į.	0	X	0	1	×	0	×	×	1
10	1	0	1	0	1	0	1	1	×	0	×	1	0	X	0	×
t.i	1 (5	ı	1	1	1,	0	0	×	1	×	×	0	×	1	1
1.2.	1		0	0	ı	r	0	1	*	*	0	1	0	0	X	×
13	1		0	1 1		l	1	0	×	X	1	X	0	0	×	. 1
14 /1	1		ı	0 1		1	1	1	X	X	X	1	0	0	7	×
15 1	1	1		1	>	0	0	0	×	×	×	X	1	1		1
								1				(,				1
				-												