

p2.

Q1.

Sequential  $\Rightarrow$  not all cases of conditions are covered (No else statement), always statement is set ~~or~~ not on all inputs and right hand side signals.


$\Rightarrow$  if data-in1 and data-in2 both be zeros, data0 is not changed ~~and~~  $\rightarrow$  so we need memory  $\rightarrow$  Sequential

$\hookrightarrow$  data-in2 not is sensitivity list.

Q2. Concat in synthesis  $\rightarrow$  just some changes in the wires, synthesizable.

d1	d2	d0
0	0	Same as before
0	1	d2d1
1	x	d1d2

expansion by d1  $\rightarrow$  for mux



P2.

Q3.

①

$$a = (E3)_{16} = (1110-0011)_2$$

$$b = (1)_{10} = (0001)_2 \quad \& b = \text{And bitwise } b = 0$$

$$c = (3)_8 = (0011)_2 \quad | c = \text{Or bitwise } c = 1$$

~~IS~~  $a \Leftarrow \{1110-0011, 0, 1\} = \underline{1110\ 001101}$

$$a = 1000\ 1101 \quad \Leftarrow \begin{array}{l} \text{first 8 bits are} \leftarrow 10^{\text{bit}} \\ \text{taken and assigned to } a \end{array}$$

②

$$a[0] \Leftarrow \neg a[7:6] \Rightarrow a[0] = \neg \{11\} = 0$$

$$a[7:6] \leftarrow \text{non-blocking} \leftarrow 1$$

$$\hookrightarrow \text{from the last } a = \underline{1110\ 0011}$$

So ①②  $\Rightarrow$  after one clk cycle:  $a = \{1000\ 1100\} \checkmark$