
Q1.

Sequential -> not all Cases of Conditions are convered (NO else Startement), alway startement is set on not on all inputs and right hand side signals.

-> If data\_in1 and data\_in2 both be zeros, data 0 is not changed and -> so we need memory -> sequential L> data\_in2 not is sensivity hist.

G2. Concat in synthesis, just some changes in the wives,

| de | dz | do                         | expansi              | on by d1 | 3 -> for | muk |
|----|----|----------------------------|----------------------|----------|----------|-----|
| 0  | 0  | Same as he                 | 0 _                  |          |          |     |
| 0  | 1  | Same as be<br>deda<br>dada | <b>L</b> 4 <b>A.</b> |          |          |     |
| 1  | χ  | 2112                       |                      |          |          |     |



a = (E3) (1110\_0011)2 C = (3)8 = (0011)2 | C = or bituise C = 1  $\alpha \leftarrow \{1110-0011,0,1\} = 1110 001101$ first & bits are = 10 bits
= taken and assigned to da Ox = 1000 1101 (a)  $= ^{1}a[7:6] = 0$ a[7:6] < non-blacking =" L from the last a = 1110 0011 So @@ ofter one dk cycle, a={1000 1100}