

Computer Aided Design

Assignment N^o3

Pooya Kabiri, Alireza Moradi, Ali M. Movahedian

Department of Computer Science

Iran University of Science and Technology

December 2020

0 Team

Alireza Moradi	96521479
Pooya Kabiri	96521434
AliMohammad Movahedian	96521497

1 Carry Look Ahead

1.1 Behavioral Implementation

```
1 module cla_behav(  
2     input [3:0] a,  
3     input [3:0] b,  
4     input cin,  
5     output reg [3:0] sum,  
6     output reg cout);  
7  
8     wire [3:0] P;  
9     wire [3:0] G;  
10    reg [4:0] c;  
11    reg [4:0] temp;  
12    assign P[3:0] = a[3:0] ^ b[3:0];  
13    assign G[3:0] = a[3:0] & b[3:0];  
14  
15    always @*  
16        begin  
17            c[0] = cin;  
18  
19            c[1] = G[0] | (P[0] & c[0]);  
20
```

```

21      c[2] = G[1] | (P[1] & G[0]) | (P[1] & P[0] & c[0]);
22
23      c[3] = G[2] | (P[2] & G[1]) | (P[2] & P[1] & G[0])
24              | (P[2] & P[1] & P[0] & cin);
25
26      c[4] = G[3] | (P[3] & G[2]) | (P[3] & P[2] & G[1])
27              | (P[3] & P[2] & P[1] & G[0])
28              | (P[3] & P[2] & P[1] & P[0] & cin);
29
30      temp[4:0] = {1'b0, P[3:0]} ^ c[4:0];
31      sum = temp[3:0];
32      cout = temp[4];
33  end
34  endmodule

```

1.2 Gate Level Design




Figure 1: Proteus Implementation

1.3 Gate Level Implementation

```

1  module cla(
2      input [3:0] a,
3      input [3:0] b,
4      input cin,

```

```

5      output [3:0] sum,
6      output cout);
7
8      wire [3:1] c;
9      wire [3:0] pc;
10     wire [5:0] gp;
11     wire [3:0] G,P;
12
13     and #(10) (G[0], a[0], b[0]);
14     and #(10) (G[1], a[1], b[1]);
15     and #(10) (G[2], a[2], b[2]);
16     and #(10) (G[3], a[3], b[3]);
17     or #(10) (P[0], a[0], b[0]);
18     or #(10) (P[1], a[1], b[1]);
19     or #(10) (P[2], a[2], b[2]);
20     or #(10) (P[3], a[3], b[3]);
21
22     and #(10) (pc[0], P[0], cin);
23     and #(10) (pc[1], P[1], P[0], cin);
24     and #(10) (pc[2], P[2], P[1], P[0], cin);
25     and #(10) (pc[3], P[3], P[2], P[1], P[0], cin);
26
27     and #(10) (gp[0], G[0], P[1]);
28     and #(10) (gp[1], G[0], P[1], P[2]);
29     and #(10) (gp[2], G[0], P[1], P[2], P[3]);
30     and #(10) (gp[3], G[1], P[2]);
31     and #(10) (gp[4], G[1], P[2], P[3]);
32     and #(10) (gp[5], G[2], P[3]);
33
34     or #(10) (c[1], G[0], pc[0]);
35     or #(10) (c[2], G[1], gp[0], pc[1]);
36     or #(10) (c[3], G[2], gp[1], gp[3], pc[2]);
37     or #(10) (cout, G[3], gp[2], gp[4], gp[5], pc[3]);
38
39     xor #(30) (sum[0], a[0], b[0], cin);
40     xor #(30) (sum[1], a[1], b[1], c[1]);
41     xor #(30) (sum[2], a[2], b[2], c[2]);
42     xor #(30) (sum[3], a[3], b[3], c[3]);
43 endmodule

```

2 Protein Detection

2.1 BLAST

BLAST is a algorithm in fields of biotechnology used for comparing primary biological sequence information, such as the amino-acid sequences of proteins.

It can be referred as a query in which an input sequence, database to search and other optional parameters are passed into.

although a software algorithm by nature, BLAST can benefit from hardware accelerators e.g. on FPGAs.

2.2 Hardware Approach

Because of the sequential nature, BLAST can be modeled using a Finite-State-Machine.

There can be as many states as needed for detecting a sequence of data (like the "open-window" example in previous homework).

FSMs can be implemented using a hardware logic (gates for example), so in this way a BLAST algorithm can be implemented by hardware in which the speed of processing probably increases significantly.

2.3 LDLD/MST Detector FSM




Figure 2: FSM

2.4 LDLD/MST Detector Verilog Implementation

```

1 module LDLD_MST_protein_det(
2     input [7:0] x,
3     input clk,
4     input rst,
5     output reg y);
6
7     reg [2:0] curSt, nextSt;
8

```

```

9      parameter Start = 0,
10      L = 1, LD = 2, LDL = 3,
11      M = 4, MS = 5,
12      Detected = 6;
13
14      always@(posedge clk) begin
15          if (rst) begin
16              curSt = Start;
17              y = 0;
18          end
19          else curSt = nextSt;
20      end
21
22      always@(curSt or x) begin
23          case(curSt)
24              Start: begin
25                  y = 0;
26                  if (x == "L") nextSt = L;
27                  else if (x == "M") nextSt = M;
28                  else nextSt = Start;
29              end
30
31              L: begin
32                  y = 0;
33                  if (x == "D") nextSt = LD;
34                  else if (x == "L") nextSt = L;
35                  else if (x == "M") nextSt = M;
36                  else nextSt = Start;
37              end
38
39              LD: begin
40                  y = 0;
41                  if (x == "L") nextSt = LDL;
42                  else if (x == "D") nextSt = Start;
43                  else if (x == "M") nextSt = M;
44                  else nextSt = Start;
45              end
46
47              LDL: begin
48                  y = 0;
49                  if (x == "L") nextSt = L;
50                  else if (x == "D") nextSt = Detected;
51                  else if (x == "M") nextSt = M;
52                  else nextSt = Start;
53              end
54
55              Detected: begin
56                  y = 1;
57                  if (x == "L") nextSt = L;

```

```

58         else if (x == "M") nextSt = M;
59         else nextSt = Start;
60     end
61
62     M: begin
63         y = 0;
64         if (x == "L") nextSt = L;
65         else if (x == "S") nextSt = MS;
66         else if (x == "M") nextSt = M;
67         else nextSt = Start;
68     end
69
70     MS: begin
71         y = 0;
72         if (x == "L") nextSt = L;
73         else if (x == "T") nextSt = Detected;
74         else if (x == "M") nextSt = M;
75         else nextSt = Start;
76     end
77 endcase
78 end
79 endmodule

```



Figure 3: LDLD Simulation




Figure 4: MST Simulation

3 Elevator

3.1 Turn on elevator

```

1 module start (input clk,
2               input reset,
3               input [4:0] in,           // indicates a new floor button that is pushed
4               output reg out );         // 1 goes up, 0 goes down
5     parameter off = 0,
6               on = 1;
7     reg [1:0] cur_state, next_state;
8     integer buttons [20:0];

```

```

9         integer dir, i, up_min_dist, down_min_dist = 0;
10        integer cur_floor = 1;
11
12        // zero out buttons array
13        initial
14        begin
15            for(i=0;i<=20;i=i+1)
16                buttons[i]=0;
17        end
18
19        always @ (posedge clk) begin
20            if (reset) begin
21                cur_state = off;
22                out = 0;
23            end
24            else cur_state <= next_state;
25        end
26
27        always @ (cur_state or in) begin
28            if(in != 0) begin
29                // Iterate over pressed buttons
30                for(i=0; i<=20; i++)
31                    if(buttons[i] ==0) begin
32                        buttons[i] = in;
33                        break;
34                    end
35                    else begin
36                        if(buttons[i] < cur_floor) begin
37                            dir--;
38                            if(cur_floor - buttons[i] < down_min_dist) begin
39                                down_min_dist = cur_floor - buttons[i];
40                            end
41                        end
42                        else begin
43                            dir++;
44                            if(buttons[i] - cur_floor < up_min_dist) begin
45                                up_min_dist = buttons[i] - cur_floor;
46                            end
47                        end
48                    end
49
50                // Decide the direction
51                if(dir > 0) begin
52                    assign out = 1;
53                end
54                else if(dir < 0) begin
55                    assign out = 0;
56                end
57                else begin

```

```

58         if(up_min_dist < down_min_dist) begin
59             assign out = 1;
60         end
61         else begin
62             assign out = 0;
63         end
64     end
65
66     next_state = on;
67 end
68 end
69
70 endmodule

```

3.2 Turn off elevator

```

1  module stop (input clk,
2              input reset,
3              input [1:0] in,      // 0 stop, 1 up, 2 down
4              output reg out );    // 1 stops, 0 moves
5      parameter off = 0,
6              on = 1;
7      reg [1:0] cur_state, next_state;
8
9      always @ (posedge clk) begin
10         if (reset) begin
11             cur_state = on;
12             out = 0;
13         end
14         else cur_state <= next_state;
15     end
16
17     always @ (cur_state or in) begin
18         if(cur_state == on) begin
19             if(in == 0) begin
20                 next_state = off;
21                 assign out = 1;
22             end
23         end
24     end
25
26 endmodule

```


3.3 Manage air conditioner

```
1 module ac (input clk,
2             input reset,
3             input in,      // 0: 1degree colder, 1: 1 degree hotter
4             output reg out );    // 1: between 24,26
5     parameter normal = 0,
6             cold = 1,
7             hot = 2;
8     reg [1:0] cur_state, next_state;
9     integer temp = 25;
10
11 always @ (posedge clk) begin
12     if (reset) begin
13         cur_state = normal;
14         out = 1;
15     end
16     else cur_state <= next_state;
17 end
18
19 always @ (cur_state or in) begin
20     case(cur_state)
21         normal: begin
22             if(temp > 26) begin
23                 next_state = hot;
24                 assign out = 0;
25             end
26             else if(temp < 24) begin
27                 next_state = cold;
28                 assign out = 0;
29             end
30         end
31         hot: begin
32             repeat(3) @(posedge clk);
33             temp--;
34             if(temp <= 26) begin
35                 next_state = normal;
36                 assign out = 1;
37             end
38         end
39         cold: begin
40             repeat(3) @(posedge clk);
41             temp++;
42             if(temp <= 24) begin
43                 next_state = normal;
44                 assign out = 1;
45             end
46         end
47     end
48 end
```

```

47     endcase
48
49     if(in == 1) begin
50         temp++;
51     end
52     else begin
53         temp--;
54     end
55 end
56
57 endmodule

```

4 Timing

4.1 Critical Path

The critical path is shown using the blue line.

$$Critical\ Delay = t_{pd-NOT} + t_{pd-AND3} + t_{pd-OR4} = 30 + 50 + 60 = 140$$

4.2 Maximum Frequency

$$T_c > t_{pcq} + t_{pd} + t_{setup} + t_{skew} \Rightarrow T_c > 40 + 140 + 60 + 40$$

$$\Rightarrow T_c > 280\ ps \Rightarrow f_{max} = 3.571\ GHz$$

4.3 Timing Requirement

$$t_{cd} = t_{shortest-path} = t_{cd-AND3} + t_{cd-OR4} = 40 + 50 = 90$$

$$t_{ccq} + t_{cd} > t_{hold} + t_{skew} \Rightarrow 20 + 90 > 120 + 40? \Rightarrow Not\ Satisfied.$$

So we add tri-state buffers to multiple paths in order for timing requirement to be satisfied.

Tri-state buffers are added both in the longest and shortest path. The fixed circuit is shown in Figure 5.




Figure 5: Fixed Circuit

Now,we calculate the new Contamination and Propagation Delays and check the timing requirements of the new circuit.

The orange lines indicates the shortest path and the blue line indicates the critical (longest) path.




Figure 6: Critical and Shortest Paths

First, we calculate t_{cd} and t_{pd} :

$$t_{cd} = t_{shortest-path} = 2 * t_{cd-buffer-in2out} + t_{cd-AND3} + t_{cd-OR4} = 2 * 25 + 40 + 50 = 140$$

$$t_{pd} = t_{critical-path} = 2 * t_{pd-buffer-in2out} + t_{pd-NOT} + t_{pd-AND3} + t_{pd-OR4} = 2 * 35 + 30 + 50 + 60 = 210$$

Then, we check hold time constraint:

$$t_{ccq} + t_{cd} > t_{hold} + t_{skew} \Rightarrow 20 + 140 > 120 + 40? \Rightarrow Satisfied.$$

Then, we check setup time constraint:

$$T_c > t_{pcq} + t_{pd} + t_{setup} + t_{skew} \Rightarrow T_c > 40 + 210 + 60 + 40$$

$$\Rightarrow T_c > 350 \text{ ps} \Rightarrow f_{max} = 2.857 \text{ GHz}$$

4.4 Limited Clock Period

In this case the circuit should satisfy the $T_c < 300 \text{ ps}$ constraint additional to Hold and Setup time constraints.

$$\begin{aligned} t_{pcq} + t_{pd} + t_{setup} + t_{skew} &< T_c \leq 300 \\ \Rightarrow 40 + t_{pd} + 60 + 40 &< T_c \leq 300 \Rightarrow t_{pd} \leq 160 \text{ ps} \end{aligned}$$

$$\begin{aligned} t_{ccq} + t_{cd} &> t_{hold} + t_{skew} \\ \Rightarrow 20 + t_{cd} &> 120 + 40 \Rightarrow t_{cd} > 140 \end{aligned}$$

With given gate Contamination and Propagation delays, there is not a implementation that can satisfy both the needed t_{cd} and t_{pd} .

The circuit that satisfies the Hold and Setup time constraints with minimum clock period is the one plotted in section 4.3 (Figure 5).

Referring to the stated circuit, the minimum clock period is 350 ps so the maximum clock frequency is 2.857 GHz. It is important to note that there is no other implementation which can satisfy timing constraints with a clock period smaller than 350 ps.