# Computer Aided Design Assignment №2

Alireza Moradi, Pooya Kabiri, Ali M. Movahedian

Department of Computer Science

Iran University of Science and Technology

December 2020

#### 0 Team

Alireza Moradi 96521479 Pooya Kabiri 96521434 AliMohammad Movahedian 96521497

#### 1 Lecture

#### 1.1 The Presenters

David Andrew Patterson (born November 16, 1947) is an American computer pioneer and academic who has held the position of professor of computer science at the University of California, Berkeley since 1976. He announced retirement in 2016 after serving nearly forty years, becoming a distinguished engineer at Google. He currently is vice chair of the board of directors of the RISC-V Foundation, and the Pardee Professor of Computer Science, Emeritus at UC Berkeley.

John Leroy Hennessy (born September 22, 1952) is an American computer scientist, academician, businessman, and Chair of Alphabet Inc. Hennessy is one of the founders of MIPS Computer Systems Inc. as well as Atheros and served as the tenth President of Stanford University. Hennessy announced that he would step down in the summer of 2016. He was succeeded as President by Marc Tessier-Lavigne. Marc Andreessen called him "the godfather of Silicon Valley."

#### 1.2 The Event

The ACM A. M. Turing Award, often referred to as the "Nobel Prize of Computing," carries a 1 million dollar prize, with financial support provided by Google, Inc.

It is named for Alan M. Turing, the British mathematician who articulated the mathematical foundation and limits of computing.

It's an annual prize given by the Association for Computing Machinery (ACM) for contributions "of lasting and major technical importance to the computer field".

#### 1.3 Summary

When computers began using integrated circuits, Moore's Law meant control stores could become much larger. Larger memories in turn allowed much more complicated ISAs. Some manufacturers chose to make micro-programming available by letting select customers add custom features they called "writable control store" (WCS). Gordon Moore believed Intel's next ISA would last the lifetime of Intel, so he hired many clever computer science Ph.D.'s and sent them to a new facility in Portland to invent the next great ISA. From complex to reduced instruction set computers. John Cocke and his colleagues developed simpler ISAs and compilers for minicomputers. As an experiment, they retargeted their research compilers to use only the simple register-register operations and load-store data transfers of the IBM 360 ISA, avoiding the more complicated instructions. They found that programs ran up to three times faster using the simple subset. These observations and the shift to high-level languages led to the opportunity to switch from CISC to RISC.

First, the RISC instructions were simplified so there was no need for a microcoded interpreter. The RISC instructions were typically as simple as micro-instructions and could be executed directly by the hardware.

Second, the fast memory, formerly used for the microcode interpreter of a CISC ISA, was repurposed to be a cache of RISC instructions. (A cache is a small, fast memory that buffers recently executed instructions, as such instructions are likely to be reused soon.)

Third, register allocators based on Gregory Chaitin's graph-coloring scheme made it much easier for compilers to efficiently use registers, which benefited these register-register ISAs.

Finally, Moore's Law meant there were enough transistors in the 1980s to include a full 32-bit datapath, along with instruction and data caches, in a single chip.

A more hardware-centric approach is to design architectures tailored to a specific problem domain and offer significant performance (and efficiency) gains for that domain, hence, the name "domain-specific architectures" (DSAs), a class of processors tailored for a specific domain programmable and often Turing-complete but tailored to a specific class of applications. In this sense, they differ from application-specific integrated circuits (ASICs) that are often used for a single function with code that rarely changes. DSAs are often called accelerators, since they accelerate some of an application when compared to executing the entire application on a general-purpose CPU. Moreover, DSAs can achieve better performance because they are more closely tailored to the needs of the application; examples of DSAs include graphics processing units (GPUs), neural network processors used for deep learning, and processors for software-defined networks (SDNs). We have considered two different approaches to improve program performance by improving efficiency in the use of hardware technology: First, by improving the performance of modern high-level languages that are typically interpreted; and second, by building domain-specific architectures that greatly improve performance and efficiency compared to general-purpose CPUs. DSLs are another example of how to improve the hardware/software interface that enables architecture innovations like DSAs. Achieving significant gains through such approaches will require a vertically integrated design team that understands applications, domain-specific languages and related compiler technology, computer architecture and organization, and the underlying implementation technology. The need to vertically integrate and make design decisions across levels of abstraction was characteristic of much of the early work in computing before the industry became horizontally structured. In this new era, vertical integration has become more important, and teams that can examine and make complex trade-offs and optimizations will be advantaged.

#### 1.4 Conclusion

High-level, domain-specific languages and architectures, freeing architects from the chains of proprietary instruction sets, along with demand from the public for improved security, will usher in a new golden age for computer architects. Aided by open source ecosystems, agilely developed chips will convincingly demonstrate advances and thereby accelerate commercial adoption.

### 1.5 Idea

In my opinion, computer and computer-related technologies are becoming more and more important in every aspect of our professional, educational, personal and daily life. Sometimes modern approaches should be discovered so that a huge difference can be made, like a giant leap.

Here the Moore's Law acts as the old method and this new approach maybe can make a huge difference with violation of the old theories. For example like classical and quantum physics.

# 2 Sequence Detector in Verilog

#### 2.1 Mealy FSM




Figure 1: Mealy FSM

# 2.2 Moore FSM

Current State	X = 0	X = 1
S0	(S0,0)	(S1,0)
S1 = S1	(S0,0)	(S2,0)
S2 = S11	(S3,0)	(S2,0)
S3 = S110	(S0,0)	(S4,0)
S4 = S1101	(S5,0)	(S2,0)
S5 = S11010	(S0,0)	(S6,0)
S6 = S110101	(S0,0)	(S0,1)

Table 1: Mealy States

So the new states will be as follows:

• (S0,0) = SA

• (S4,0) = SE

• (S1,0) = SB

• (S5,0) = SF

• (S2,0) = SC

• (S6,0) = SG

• (S3,0) = SD

• (S0,1) = SH

Current State	X = 0	X = 1	Output
SA	SA	SB	0
SB	SA	SC	0
SC	SD	SC	0
SD	SA	SE	0
SE	SF	SC	0
SF	SA	$\operatorname{SG}$	0
SG	SA	SH	0
SH	SA	SA	1

Table 2: Moore States




Figure 2: Moore FSM

### 2.3 Mealy FSM in Verilog

This code is also attached to the zip file along with the testbench and waveform. Note the you should have Active-HDL 9.2 installed to be able to open the project file.(Download)

```
module mealy1101011 ( input clk,
1
                        input reset,
2
                        input in,
3
                        output reg out );
4
               parameter SO = 0,
                          S1 = 1,
6
                          S11 = 2,
                          S110 = 3,
                          S1101 = 4,
                          S11010 = 5,
10
                          S110101 = 6;
11
             reg [2:0] cur_state, next_state;
12
13
    function reg[2:0] detect_next_state_and_output(in);
14
         begin
15
           case (cur_state)
16
           S0 : begin
17
18
             if (in == 1) begin
19
                              next_state = S1;
20
                              detect_next_state_and_output = 0;
21
22
             else begin
23
                              next_state = S0;
```

```
24
                               detect_next_state_and_output = 0;
26
           end
                S1 : begin
             if (in) begin
28
                               next_state = S11;
30
                               detect_next_state_and_output = 0;
31
             else begin
32
                               next_state = S0;
34
                               detect_next_state_and_output = 0;
                               end
35
36
           end
                S11 : begin
37
             if (in) begin
38
                               next_state = S11;
39
40
                               detect_next_state_and_output = 0;
                               end
41
             else begin
42
                               next_state = S110;
43
                               detect_next_state_and_output = 0;
44
                               end
45
46
           end
               S110 : begin
47
             if (in) begin
48
                               next_state = S1101;
49
                               detect_next_state_and_output = 0;
50
                               end
51
             else begin
52
                               next_state = S0;
53
                               detect_next_state_and_output = 0;
54
                               end
55
           end
56
                S1101 : begin
57
             if (in) begin
58
                               next_state = S11;
59
                               detect_next_state_and_output = 0;
60
                               end
61
             else begin
62
                               next_state = S11010;
63
                               detect_next_state_and_output = 0;
64
65
           end
66
                S11010 : begin
67
             if (in) begin
68
                               next_state = S110101;
69
                               detect_next_state_and_output = 0;
70
71
72
             else begin
```

```
next_state = S0;
73
                                detect_next_state_and_output = 0;
74
                                end
75
            end
76
                S110101 : begin
77
              if (in) begin
                                next_state = S0;
                                detect_next_state_and_output = 1;
80
81
                                end
              else begin
                                next_state = S0;
                                detect_next_state_and_output = 0;
85
86
            end
87
                default: detect_next_state_and_output=0;
            {\tt endcase}
89
          end
      endfunction
90
91
        always @ (posedge clk) begin
92
          if (reset) begin
93
                     cur_state = S0;
94
95
                       out = 0;
96
              end
              else cur_state <= next_state;</pre>
97
        end
98
99
        always @ (cur_state or in) begin
100
          assign out = detect_next_state_and_output(in) == 1 ? 1:0;
101
        end
102
103
      endmodule
```

### 2.4 Function to detect the next state in Mealy FSM

The detect\_next\_state\_and\_output function in the above code detects the next state and output of the FSM.

#### 2.5 TestBench and Waveform

```
timescale 1ps / 1ps
module mealy1101011_tb;

//Parameters declaration:
defparam UUT.S0 = 0;
parameter S0 = 0;
defparam UUT.S1 = 1;
parameter S1 = 1;
defparam UUT.S11 = 2;
```

```
parameter S11 = 2;
     defparam UUT.S110 = 3;
10
11
     parameter S110 = 3;
     defparam UUT.S1101 = 4;
12
     parameter S1101 = 4;
13
     defparam UUT.S11010 = 5;
14
     parameter S11010 = 5;
15
     defparam UUT.S110101 = 6;
16
     parameter S110101 = 6;
^{17}
     //Internal signals declarations:
19
     reg clk;
20
^{21}
     reg reset;
     reg in;
22
     wire out;
23
^{24}
     always #10 clk = ~clk;
^{25}
26
     // Unit Under Test port map
27
               mealy1101011 UUT (
28
                         .clk(clk),
29
                         .reset(reset),
30
31
                         .in(in),
                         .out(out));
^{32}
33
     initial begin
^{34}
          $monitor($realtime,,"ps %h %h %h %h ",clk,reset,in,out);
35
          clk <= 0;
36
          reset <= 1;</pre>
37
          in <= 0;
38
          repeat (2) @ (posedge clk);
39
          reset <= 0;</pre>
40
          // Generate a directed pattern
41
          @(posedge clk) in <= 1;</pre>
42
          @(posedge clk) in <= 1;</pre>
43
          @(posedge clk) in <= 0;</pre>
44
          @(posedge clk) in <= 1;</pre>
45
          @(posedge clk) in <= 0;</pre>
46
          @(posedge clk) in <= 1;</pre>
47
          @(posedge clk) in <= 1;</pre>
48
          @(posedge clk) reset <= 1;</pre>
49
          @(posedge clk) reset <= 0;</pre>
50
          @(posedge clk) in <= 1;</pre>
51
          @(posedge clk) in <= 0;</pre>
52
          @(posedge clk) in <= 1;</pre>
53
          @(posedge clk) in <= 1;</pre>
54
          @(posedge clk) in <= 0;</pre>
55
          @(posedge clk) in <= 0;</pre>
56
57
          @(posedge clk) in <= 1;</pre>
```

```
@(posedge clk) in <= 1;</pre>
58
           @(posedge clk) in <= 0;</pre>
59
           @(posedge clk) in <= 1;</pre>
60
           @(posedge clk) in <= 0;</pre>
61
62
           @(posedge clk) in <= 1;</pre>
           @(posedge clk) in <= 1;</pre>
63
           @(posedge clk) in <= 1;</pre>
64
           @(posedge clk) in <= 1;</pre>
65
           @(posedge clk) in <= 0;</pre>
66
           @(posedge clk) in <= 0;</pre>
67
           @(posedge clk) in <= 1;</pre>
68
           @(posedge clk) in <= 1;</pre>
69
70
           @(posedge clk) in <= 0;</pre>
           @(posedge clk) in <= 1;</pre>
71
           @(posedge clk) in <= 1;</pre>
72
           #20 $finish;
73
           end
74
      endmodule
```



Figure 3: Waveform

# 3 Intelligent House

#### 3.1 Music & Light Systems

```
module TimeBased (input clk,
1
                       input reset,
2
     // in 1 means moving to next state, in 0 means staying in current state
3
                       input in,
4
                       output reg [1:0] out ); // First bit for Music, Second bit for Lights
5
               parameter sunrise
                                          = 0,
6
                         morning
                                          = 1,
                          evening
                                          = 2,
                         night
                                          = 3;
9
             reg [1:0] cur_state, next_state;
10
11
    function reg[2:0] detect_next_state_and_output(in);
12
         begin
13
           case (cur_state)
14
           sunrise : begin
15
             if (in == 1) begin
16
```

```
next_state = morning;
17
                                                                               // Lights off, Music off
                              detect_next_state_and_output = 2'b00;
18
                              end
19
             else begin
20
21
                              next_state = sunrise;
                                                                             // Lights off, Music on
                              detect_next_state_and_output = 2'b01;
23
           end
25
               morning : begin
             if (in) begin
27
                              next_state = evening;
                              detect_next_state_and_output = 2'b10;
                                                                             // Lights on, Music off
29
             else begin
30
31
                              next_state = morning;
                                                                             // Lights off, Music off
                              detect_next_state_and_output = 2'b00;
32
33
                              end
34
           end
               evening : begin
35
             if (in) begin
36
37
                              next_state = night;
                                                                       // Lights off, Music off
                              detect_next_state_and_output = 2'b00;
38
39
                              end
             else begin
40
                              next_state = evening;
41
                              detect_next_state_and_output = 2'b10;
                                                                             // Lights on, Music off
42
                              end
43
44
           end
               night : begin
45
             if (in) begin
46
                              next_state = sunrise;
47
                              detect_next_state_and_output = 2'b01;
                                                                             // Lights off, Music on
48
                              end
49
             else begin
50
                              next_state = night;
51
                              detect_next_state_and_output = 2'b00;
                                                                             // Lights off, Music off
52
53
           end
54
               default: detect_next_state_and_output=2'b00;
                                                                      // Lights off, Music off
55
         endcase
56
             end
57
       endfunction
58
59
       always @ (posedge clk) begin
60
         if (reset) begin
61
                    cur_state = night;
62
                      out = 0;
63
64
65
             else cur_state <= next_state;</pre>
```

### 3.2 Air Conditioner Management System

```
module AC (input clk,
1
                        input reset,
 2
 3
                        input [6:0] in,
                                                                   // 7 bit temprature. from 0 to 127
                       // First bit for heating system, Second bit for cooling system
 4
                        output reg [1:0] out );
               parameter ideal = 0,
 6
                                  hot
                                  cold
                                                = 2;
             reg [1:0] cur_state, next_state;
10
11
     function reg[2:0] detect_next_state_and_output(in);
12
13
         begin
           case (cur_state)
14
           ideal : begin
15
             if (in > 30) begin
                              next_state = hot;
17
                              // Heating system on, Cooling system off
18
                              detect_next_state_and_output = 2'b01;
19
20
21
             else if(in < 12) begin
                              next_state = cold;
                              // Heating system off, Cooling system on
23
                              detect_next_state_and_output = 2'b10;
                              end
25
                        else begin
                                next_state = ideal;
27
                                // Heating system off, Cooling system off
                              detect_next_state_and_output = 2'b00;
29
                              end
30
           end
31
               hot : begin
32
             if (in > 24) begin
33
                              next_state = hot;
34
                              // Heating system on, Cooling system off
35
                              detect_next_state_and_output = 2'b01;
36
                              end
37
             else if(in < 12) begin
38
```

```
next_state = cold;
39
                               // Heating system off, Cooling system on
40
41
                               detect_next_state_and_output = 2'b10;
42
                        else begin
43
                                 next_state = ideal;
44
                                 // Heating system off, Cooling system off
45
                               detect_next_state_and_output = 2'b00;
46
47
                               end
           end
               cold : begin
49
             if (in > 30) begin
51
                               next_state = hot;
                               // Heating system on, Cooling system off
52
                               detect_next_state_and_output = 2'b01;
53
                               end
54
             else if(in < 18) begin
55
                              next_state = cold;
56
                               // Heating system off, Cooling system on
57
                               detect_next_state_and_output = 2'b10;
58
                               end
59
                        else begin
60
61
                                 next_state = ideal;
                                 // Heating system off, Cooling system off
62
                               detect_next_state_and_output = 2'b00;
63
                               end
64
           end
65
           // Heating system off, Cooling system off
66
               default: detect_next_state_and_output=2'b00;
67
         endcase
68
             end
69
       endfunction
70
71
72
       always @ (posedge clk) begin
73
         if (reset) begin
74
                    cur_state = ideal;
75
                      out = 0:
76
             end
77
             else cur_state <= next_state;</pre>
78
       end
79
80
       always @ (cur_state or in) begin
81
         assign out = detect_next_state_and_output(in);
82
83
     endmodule
84
```

## 3.3 Open Window Control System

```
module PhraseDetector ( input clk,
                        input reset,
2
                        input [7:0] in,
                                                          // Input character
3
                        output reg out);
                                                          // Phrase "open window" detected or not
 4
               parameter silence
                                     = 1,
                        0
 6
                                     = 2,
                        op
                                     = 3,
                        ope
                                     = 4,
 9
                        open
                                     = 5,
10
                        open_
                                     = 6,
11
                        open_w
                        open_wi
                                     = 7,
12
                        open_win
                                     = 8,
13
                        open_wind
                                     = 9,
14
                        open_windo = 10,
15
                        open_window = 11;
16
17
             reg [1:0] cur_state, next_state;
18
19
     function reg[2:0] detect_next_state_and_output(in);
20
         begin
21
           case (cur_state)
22
                                                              // silence
           silence : begin
23
             if (in == "o") begin
24
                              next_state = o;
25
                               detect_next_state_and_output = 0;
26
                               end
27
             else begin
28
                              next_state = silence;
29
                               detect_next_state_and_output = 0;
30
                               end
31
           end
32
33
               o : begin
                                                                    110
             if (in == "p") begin
34
35
                              next_state = op;
                               detect_next_state_and_output = 0;
36
37
             else begin
38
39
                              next_state = silence;
                              detect_next_state_and_output = 0;
40
41
           end
42
               op : begin
                                                                     // op
43
             if (in == "e") begin
44
45
                              next_state = ope;
                               detect_next_state_and_output = 0;
```

```
47
                               end
              else begin
48
49
                               next_state = silence;
                               detect_next_state_and_output = 0;
50
51
                               end
           end
52
                                                                       // ope
53
                ope : begin
              if (in == "n") begin
54
55
                               next_state = open;
                               detect_next_state_and_output = 0;
                               end
57
              else begin
59
                               next_state = silence;
                               detect_next_state_and_output = 0;
60
61
                               end
           end
62
63
                open : begin
                                                                        // open
              if (in == " ") begin
64
65
                               next_state = open_;
                               detect_next_state_and_output = 0;
66
67
                               end
              else begin
68
69
                               next_state = silence;
                               detect_next_state_and_output = 0;
70
                               end
71
           end
72
                                                                         // open_
                open_ : begin
73
              if (in == "w") begin
74
                               next_state = open_w;
75
                               detect_next_state_and_output = 0;
76
                               end
77
              else begin
78
                               next_state = silence;
79
                               detect_next_state_and_output = 0;
80
                               end
81
           end
82
                open_w : begin
                                                                          // open_w
83
              if (in == "i") begin
84
                               next_state = open_wi;
85
                               detect_next_state_and_output = 0;
86
                               end
87
              else begin
88
                               next_state = silence;
89
                               detect_next_state_and_output = 0;
90
91
           end
92
                                                                            // open_wi
                open_wi : begin
93
              if (in == "n") begin
94
95
                               next_state = open_win;
```

```
detect_next_state_and_output = 0;
96
98
              else begin
                               next_state = silence;
                                detect_next_state_and_output = 0;
100
                                end
101
102
            end
                open_win : begin
                                                                             // open_win
103
              if (in == "d") begin
104
105
                               next_state = open_wind;
                                detect_next_state_and_output = 0;
106
                                end
107
108
              else begin
                               next_state = silence;
109
110
                                detect_next_state_and_output = 0;
111
112
            end
                                                                              // open_wind
                open_wind : begin
113
              if (in == "o") begin
114
                               next_state = open_windo;
115
                                detect_next_state_and_output = 0;
116
                                end
117
118
              else begin
                               next_state = silence;
119
                               detect_next_state_and_output = 0;
120
                                end
121
            end
122
                open_windo : begin
                                                                               // open_windo
123
              if (in == "w") begin
124
                               next_state = open_window;
125
                               detect_next_state_and_output = 0;
126
                                end
127
              else begin
128
                               next_state = silence;
129
                               detect_next_state_and_output = 1;
                                                                               // "open window" detected!
130
                                end
131
            end
132
                open_window : begin
                                                                                // open_window
133
                       next_state = silence;
134
                       detect_next_state_and_output = 0;
135
            end
136
137
                default: detect_next_state_and_output=0;
138
139
          endcase
              end
140
        endfunction
141
142
143
144
```

```
always @ (posedge clk) begin
145
         if (reset) begin
146
147
                   cur_state = silence;
                     out = 0;
148
149
             end
              else cur_state <= next_state;</pre>
150
151
        end
152
        always @ (cur_state or in) begin
153
          assign out = detect_next_state_and_output(in) == 1 ? 1:0;
154
155
     endmodule
156
```