Computer Aided Design Assignment Nº3

Pooya Kabiri, Alireza Moradi, Ali M. Movahedian

Department of Computer Science

Iran University of Science and Technology

December 2020

0 Team

Alireza Moradi 96521479 Pooya Kabiri 96521434 AliMohammad Movahedian 96521497

1 Carry Look Ahead

1.1 Behavioral Implementation

```
module cla_behav(
1
             input [3:0] a,
2
             input [3:0] b,
3
             input cin,
             output reg [3:0] sum,
             output reg cout);
6
        wire [3:0] P;
8
        wire [3:0] G;
        reg [4:0] c;
10
        reg [4:0] temp;
11
        assign P[3:0] = a[3:0] ^ b[3:0];
12
        assign G[3:0] = a[3:0] & b[3:0];
13
14
15
        always @*
16
                      begin
17
                         c[0] = cin;
18
                         c[1] = G[0] | (P[0] & c[0]);
19
```

```
c[2] = G[1] | (P[1] & G[0]) | (P[1] & P[0] & c[0]);
21
22
                         c[3] = G[2] | (P[2] & G[1]) | (P[2] & P[1] & G[0])
23
                                                        | (P[2] & P[1] & P[0] & cin);
24
25
                         c[4] = G[3] | (P[3] & G[2]) | (P[3] & P[2] & G[1])
26
                                                | (P[3] & P[2] & P[1] & G[0])
27
                                                | (P[3] & P[2] & P[1] & P[0] & cin);
28
29
                         temp[4:0] = \{1 \text{ 'b0, P[3:0]}\} \ \ c[4:0];
30
                         sum = temp[3:0];
31
                         cout = temp[4];
32
33
                      end
34
     endmodule
```

1.2 Gate Level Design




Figure 1: Proteus Implementation

1.3 Gate Level Implementation

```
module cla(
    input [3:0] a,
    input [3:0] b,
    input cin,
```

```
5
             output [3:0] sum,
             output cout);
6
7
             wire [3:1] c;
8
9
             wire [3:0] pc;
             wire [5:0] gp;
10
             wire [3:0] G,P;
11
12
             and #(10) (G[0], a[0], b[0]);
13
             and #(10) (G[1], a[1], b[1]);
14
             and #(10) (G[2], a[2], b[2]);
15
             and \#(10) (G[3], a[3], b[3]);
16
             or #(10) (P[0], a[0], b[0]);
17
             or #(10) (P[1], a[1], b[1]);
18
             or #(10) (P[2], a[2], b[2]);
19
             or #(10) (P[3], a[3], b[3]);
20
21
             and #(10) (pc[0], P[0], cin);
             and #(10) (pc[1], P[1], P[0], cin);
23
             and #(10) (pc[2], P[2], P[1], P[0], cin);
             and #(10) (pc[3], P[3], P[2], P[1], P[0], cin);
25
26
             and #(10) (gp[0], G[0], P[1]);
27
             and #(10) (gp[1], G[0], P[1], P[2]);
28
             and #(10) (gp[2], G[0], P[1], P[2], P[3]);
             and #(10) (gp[3], G[1], P[2]);
30
             and #(10) (gp[4], G[1], P[2], P[3]);
31
             and #(10) (gp[5], G[2], P[3]);
32
33
             or #(10) (c[1], G[0], pc[0]);
             or #(10) (c[2], G[1], gp[0], pc[1]);
35
             or #(10) (c[3], G[2], gp[1], gp[3], pc[2]);
             or #(10) (cout, G[3], gp[2], gp[4], gp[5], pc[3]);
37
38
             xor #(30) (sum[0], a[0], b[0], cin);
39
             xor #(30) (sum[1], a[1], b[1], c[1]);
40
             xor #(30) (sum[2], a[2], b[2], c[2]);
41
             xor #(30) (sum[3], a[3], b[3], c[3]);
42
     endmodule
43
```

2 Protein Detection

2.1 BLAST

BLAST is a algorithm in fields of biotechnology used for comparing primary biological sequence information, such as the amino-acid sequences of proteins.

It can be referred as a query in which an input sequence, database to search and other optional parameters are passed into.

although a software algorithm by nature, BLAST can benefit from hardware accelerators e.g. on FPGAs.

2.2 Hardware Approach

Because of the sequential nature, BLAST can be modeled using a Finite-State-Machine.

There can be as many states as needed for detecting a sequence of data (like the "open-window" example in previous homework).

FSMs can be implemented using a hardware logic (gates for example), so in this way a BLAST algorithm can be implemented by hardware in which the speed of processing probably increases significantly.

2.3 LDLD/MST Detector FSM




Figure 2: FSM

2.4 LDLD/MST Detector Verilog Implementation

```
module LDLD_MST_protein_det(

input [7:0] x,

input clk,

input rst,

output reg y);

reg [2:0] curSt, nextSt;
```

```
parameter Start = 0,
9
             L = 1, LD = 2, LDL = 3,
10
             M = 4, MS = 5,
11
             Detected = 6;
12
13
             always@(posedge clk) begin
14
                      if (rst) begin
15
16
                              curSt = Start;
                              y = 0;
17
                      end
                      else curSt = nextSt;
19
20
             end
21
             always@(curSt or x) begin
22
                      case(curSt)
23
                               Start: begin
24
                                       y = 0;
^{25}
                                       if (x == "L") nextSt = L;
26
                                       else if (x == "M") nextSt = M;
^{27}
                                       else nextSt = Start;
28
29
                               end
30
                               L: begin
31
                                       y = 0;
32
                                       if (x == "D") nextSt = LD;
33
                                       else if (x == "L") nextSt = L;
^{34}
                                       else if (x == "M") nextSt = M;
35
                                       else nextSt = Start;
36
                               end
37
38
                               LD: begin
39
                                       y = 0;
40
                                       if (x == "L") nextSt = LDL;
41
                                       else if (x == "D") nextSt = Start;
42
                                       else if (x == "M") nextSt = M;
43
                                       else nextSt = Start;
44
                               end
45
46
47
                               LDL: begin
                                       y = 0;
48
                                       if (x == "L") nextSt = L;
49
                                       else if (x == "D") nextSt = Detected;
50
                                       else if (x == "M") nextSt = M;
51
                                       else nextSt = Start;
52
                               end
53
54
                               Detected: begin
55
                                       y = 1;
56
57
                                       if (x == "L") nextSt = L;
```

```
else if (x == "M") nextSt = M;
58
                                       else nextSt = Start;
59
                               end
60
61
62
                              M: begin
                                       y = 0;
63
                                       if (x == "L") nextSt = L;
64
                                       else if (x == "S") nextSt = MS;
65
                                       else if (x == "M") nextSt = M;
66
                                       else nextSt = Start;
67
                               end
68
69
70
                              MS: begin
                                       y = 0;
71
                                       if (x == "L") nextSt = L;
72
                                       else if (x == "T") nextSt = Detected;
73
                                       else if (x == "M") nextSt = M;
74
75
                                       else nextSt = Start;
76
                               end
                      endcase
78
             end
     endmodule
```



Figure 3: LDLD Simulation



Figure 4: MST Simulation

3 Elevator

3.1 Turn on elevator

```
module start (input clk,
1
                      input reset,
2
                      input [4:0] in,
                                            // indicates a new floor button that is pushed
3
                      output reg out );
                                               // 1 goes up, 0 goes down
4
              parameter off = 0,
5
                        on = 1;
6
            reg [1:0] cur_state, next_state;
            integer buttons [20:0];
```

```
integer dir, i, up_min_dist, down_min_dist = 0;
9
              integer cur_floor = 1;
10
11
              // zero out buttons array
12
              initial
13
         begin
           for(i=0;i<=20;i=i+1)
15
16
              buttons[i]=0;
17
         end
       always @ (posedge clk) begin
19
          if (reset) begin
20
21
                    cur_state = off;
                       out = 0;
22
23
              end
              else cur_state <= next_state;</pre>
24
^{25}
       end
26
       always @ (cur_state or in) begin
27
              if(in != 0) begin
28
                       // Iterate over pressed buttons
29
                      for(i=0; i<=20; i++)
30
                               if(buttons[i] ==0) begin
31
                                        buttons[i] = in;
32
                                        break;
33
                                end
34
                                else begin
35
                                        if(buttons[i] < cur_floor) begin</pre>
36
                                                 dir--;
37
                                                 if(cur_floor - buttons[i] < down_min_dist) begin</pre>
38
                                                          down_min_dist = cur_floor - buttons[i];
39
                                                 end
40
                                        end
41
                                        else begin
42
                                                 dir++;
43
                                                 if(buttons[i] - cur_floor < up_min_dist) begin</pre>
44
                                                          up_min_dist = buttons[i] - cur_floor;
45
                                                 end
46
                                        end
47
                               end
48
49
                       // Decide the directon
50
                       if(dir > 0) begin
51
                               assign out = 1;
52
                       end
53
                       else if(dir < 0) begin
54
                                assign out = 0;
55
56
57
                       else begin
```

```
if(up_min_dist < down_min_dist) begin</pre>
58
                                         assign out = 1;
59
                                end
60
                                else begin
61
62
                                         assign out = 0;
                                end
63
                       end
64
65
                       next_state = on;
66
              end
67
68
       end
69
70
     endmodule
```

3.2 Turn off elevator

```
module stop (input clk,
                        input reset,
2
                        input [1:0] in,
                                               // 0 stop, 1 up, 2 down
3
                       output reg out );
                                              // 1 stops, 0 moves
4
               parameter off = 0,
                         on = 1;
             reg [1:0] cur_state, next_state;
       always @ (posedge clk) begin
9
         if (reset) begin
10
                   cur_state = on;
                     out = 0;
12
13
             end
             else cur_state <= next_state;</pre>
14
15
       end
16
       always @ (cur_state or in) begin
17
             if(cur_state == on) begin
18
                     if(in == 0) begin
19
                              next_state = off;
20
                              assign out = 1;
21
                     end
22
             end
23
       end
24
25
     endmodule
26
```

3.3 Manage air conditioner

```
module ac (input clk,
                        input reset,
2
                        input in,
                                          // 0: 1degree colder, 1: 1 degree hotter
3
                        output reg out ); // 1: between 24,26
4
               parameter normal = 0,
                              cold = 1,
 6
                              hot = 2;
             reg [1:0] cur_state, next_state;
             integer temp = 25;
9
10
       always @ (posedge clk) begin
11
         if (reset) begin
12
                    cur_state = normal;
13
                      out = 1;
14
15
             end
             else cur_state <= next_state;</pre>
16
       end
17
18
       always @ (cur_state or in) begin
19
             case(cur_state)
20
                     normal: begin
21
                              if(temp > 26) begin
22
                                      next_state = hot;
23
                                       assign out = 0;
24
                              end
25
                              else if(temp < 24) begin
26
                                      next_state = cold;
27
                                       assign out = 0;
28
                              end
29
                      end
30
                      hot: begin
31
                              repeat(3) @(posedge
                                                           clk);
32
33
                              temp--;
                              if(temp <= 26) begin</pre>
34
35
                                       next_state = normal;
                                       assign out = 1;
36
                              end
37
                      end
38
39
                      cold: begin
                              repeat(3) @(posedge
                                                           clk);
40
41
                              temp++;
                              if(temp <= 24) begin
42
                                       next_state = normal;
43
                                       assign out = 1;
44
45
                              end
                      end
```

```
endcase
47
48
               if(in == 1) begin
49
                        temp++;
50
51
               end
               else begin
52
53
                        temp--;
               end
54
55
        end
56
57
     endmodule
```

4 Timing

4.1 Critical Path

The critical path is shown using the blue line.

Critical Delay =
$$t_{pd-NOT} + t_{pd-AND3} + t_{pd-OR4} = 30 + 50 + 60 = 140$$

4.2 Maximum Frequency

$$T_c > t_{pcq} + t_{pd} + t_{setup} + t_{skew} \Rightarrow T_c > 40 + 140 + 60 + 40$$

$$\Rightarrow T_c > 280 \ ps \Rightarrow f_{max} = 3.571 \ GHz$$

4.3 Timing Requirement

$$t_{cd} = t_{shortest-path} = t_{cd-AND3} + t_{cd-OR4} = 40 + 50 = 90$$

 $t_{ccq} + t_{cd} > t_{hold} + t_{skew} \Rightarrow 20 + 90 > 120 + 40? \Rightarrow Not \ Satisfied.$

So we add tri-state buffers to multiple paths in order for timing requirement to be satisfied. Tri-state buffers are added both in the longest and shortest path. The fixed circuit is shown in Figure 5.




Figure 5: Fixed Circuit

Now, we calculate the new Contamination and Propagation Delays and check the timing requirements of the new circuit.

The orange lines indicates the shortest path and the blue line indicates the critical (longest) path.




Figure 6: Critical and Shortest Paths

First, we calculate t_{cd} and t_{pd} :

$$t_{cd} = t_{shortest-path} = 2*t_{cd-buffer-in2out} + t_{cd-AND3} + t_{cd-OR4} = 2*25 + 40 + 50 = 140$$

Then, we check hold time constraint:

$$t_{ccq} + t_{cd} > t_{hold} + t_{skew} \Rightarrow 20 + 140 > 120 + 40? \Rightarrow Satisfied.$$

Then, we check setup time constraint:

$$T_c > t_{pcq} + t_{pd} + t_{setup} + t_{skew} \Rightarrow T_c > 40 + 210 + 60 + 40$$

$$\Rightarrow T_c > 350 \ ps \Rightarrow f_{max} = 2.857 \ GHz$$

4.4 Limited Clock Period

In this case the circuit should satisfy the $T_c < 300 \ ps$ constraint additional to Hold and Setup time constraints.

$$t_{pcq} + t_{pd} + t_{setup} + t_{skew} < T_c \le 300$$

$$\Rightarrow 40 + t_{pd} + 60 + 40 < T_c \le 300 \Rightarrow t_{pd} \le 160 \ ps$$

$$t_{ccq} + t_{cd} > t_{hold} + t_{skew}$$

$$\Rightarrow 20 + t_{cd} > 120 + 40 \Rightarrow t_{cd} > 140$$

With given gate Contamination and Propagation delays, there is not a implementation that can satisfy both the needed t_{cd} and t_{pd} .

The circuit that satisfies the Hold and Setup time constraints with minimum clock period is the one plotted in section 4.3 (Figure 5).

Referring to the stated circuit, the minimum clock period is 350 ps so the maximum clock frequency is 2.857 GHz. It is important to note that the there is no other implementation which can satisfy timing constraints with a clock period smaller than 350 ps.