


P1.

Q3. We cannot make a gated clock signal


Clock must stay as the golden signal \rightarrow no gates, direct connection to all FFs.



* K are always High
J is connected to Q and inverted.

Q2.

fsm,



X = Clock edge

\rightarrow Both Rising and Falling