

Lab 3 - Buffer Insertion

Name: Yi Yao
ID: 011743488

Problem

- Satisfy the given timing constraint.
- Minimize the total buffer size (the sum of BUF_X#).
- Submit
 - Final DEF file (see the next slide)
 - Final timing report (a screenshot or copy & paste)
 - Total buffer size
 - A brief description of the optimization methodology you used.

Background

- The design has a two-input NAND gate.
- $g_out = (g_in[0] \text{ AND } g_in[1])$
- Timing constraint: 500ps
- Layout width: 5,000um
 - The two input pins are on the left side of the layout.
 - The output pin is on the right side.
 - The NAND gate is on the left side.
 - Thus, the distance between the output of the NAND gate and the output pin g_out is almost 5,000um.
 - You are supposed to minimize the delay.
- Buffer Types: BUF_X1, BUF_X2, BUF_X4, BUF_X8, BUF_X16, BUF_X32
- Raw data: Arrival Time = 2.323, Slack Time = 1.823


```
Path 1: VIOLATED Path Delay Check
Endpoint: g_out (^)
Beginpoint: g_in[1] (v) triggered by leading edge of '@'
Path Groups: {default}
Analysis View: NG_view_typ
- External Delay          0.000
+ Path Delay              0.500
= Required Time           0.500
- Arrival Time            2.323
= Slack Time              -1.823
  Clock Rise Edge          0.000
+ Input Delay              0.000
= Beginpoint Arrival Time  0.000
```

Pin	Edge	Net	Cell	Delay	Arrival Time	Required Time
g_in[1]	v	g_in[1]			0.000	-1.823
U1/A2	v	g_in[1]	NAND2_X1	0.000	0.000	-1.823
U1/ZN	^	g_out	NAND2_X1	0.475	0.475	-1.348
g_out	^	g_out	VBI	1.848	2.323	0.500

The Optimization Methodology


From the Background, we should take into account three factors to optimize the circuit delay. They are Buffer number = N, Location = L, and Buffer types = BUF_X#.

1. Delay minimization of a long wire



$$\tau = R_{input} \cdot (C_{wire} + C_L) + R_{wire} \cdot C_L + \tau_1 + \frac{R_{wire} \cdot C_{wire}}{2}$$

2. Insert buffers



$$\tau = R_{input} \cdot \left(\frac{C_{wire}}{s_k} + C_{in} \right) + \frac{R_{wire}}{s_k} \cdot C_{in} + \frac{1}{2} \left(\frac{C_{wire}}{s_k} \cdot \frac{R_{wire}}{s_k} \right)$$

$$\begin{aligned} \tau_{all} &= R_{input} \cdot C_{wire} \cdot \frac{s_1 + \dots + s_N}{L} + N \cdot R_{input} \cdot C_{in} + R_{wire} \cdot C_{in} \cdot \frac{s_1 + \dots + s_N}{L} + \frac{R_{wire} \cdot C_{wire}}{2L^2} (s_1^2 + \dots + s_N^2) \\ &= R_{input} \cdot (C_{wire} + N \cdot C_{in}) + R_{wire} \cdot C_{in} + \frac{R_{wire} \cdot C_{wire}}{2L^2} (s_1^2 + \dots + s_N^2) \end{aligned}$$

$$\text{Minimize } T(s_1, \dots, s_N) = s_1^2 + \dots + s_N^2$$

$$\text{Subject to } s_1 + \dots + s_N = L$$

$$\frac{\partial T}{\partial s_k} = 2 \cdot s_k + 2 \cdot s_N \cdot (-1) = 0 \implies s_k = s_N, \text{ therefore, } s_1 = s_2 = \dots = s_n$$

$$\tau_{all} = R_{input} \cdot (C_{wire} + N \cdot C_{in}) + R_{wire} \cdot C_{in} + \frac{R_{wire} \cdot C_{wire}}{2N}$$

That means the insert buffers should be the same type.

$$\frac{\partial T_{all}}{\partial N} = R_{input} \cdot C_{in} - \frac{R_{wire} \cdot C_{wire}}{2N} = 0 \implies N = \sqrt{\frac{R_{wire} \cdot C_{wire}}{2 \cdot R_{input} \cdot C_{in}}}$$

However, since the R_{input} , C_{in} , R_{wire} , C_{wire} are all unknown. So, I can not optimal N by calculation.

3. Buffers' Parameters

Intuition, if I insert each of type buffer into wire then I can get the electronic property of each buffers. I can choose the best one of electronic property buffer insert wire and change the number of them, then get the minimize delay of the wire.




Figure 1: Each Buffer's Electronic Preproty

As the Figure 1 shown, the best electronic preproty buffers are BUF_X4 and BUF_X8.




Figure 2: Each Buffer's Delay (When the total insert buffer's number is 9)

Figure 2 states that, when I evenly insert 9 X1 buffers into wire the total delay is 1.289. The rest types of buffer total delay shown in the figure 2. The results demonstrated that the best electronic property buffers are BUF_X4 and BUF_X8.

4. Minimize The Total Delay




Figure 3: Minimize The Total Delay of BUF_X4 and BUF_X8

Based on the conclusion of above, we can get the minimize total delay as figure 3 shows. We can get the minimized total delay 0.662 when the total number of BUF_X8 buffer are 10.

However, after I analysed the result of delay report (Figure 4 and Figure 5), I found two problems:

- (1) The head of the wire and the first inserted buffer's delay is extremely higher than the rest of buffers'; (**Insufficient optimization**)
- (2) The tail of the wire delay is extremely lower than the rest of buffers'. (**Over optimization**)

So, I am trying to reduce the delay of heads wire simultaneously increase the delay of tails wire. The problem is what is the degree of reducing or increasing the delay?

From the result we found that besides the first buffer, the remaining of buffers' sum of out/A and out/Z are equal. Therefore, I will reduce the head of wire delay equal to the average of the sum of out/A and out/Z. Then increase the tail of wire delay equal to the average of the sum of out/A and out/Z. That means I should move the entire buffer queues some distance toward to the head of wire.

For instance, the number of insert buffer is 11. Each segment length will be $5000/12 = 416.66\ldots$. From the figure 5 we known that, the sum of out/A and out/Z is 0.051, the delay of input signal is 0.068. So, the first buffer location = $(0.051/0.068) \times (5000/12) = 312.5$.

So, the new first buffer location will be at distance signal input 312.5. The remaining segments still 5000/12.

Path 1: VIOLATED Path Delay Check
 Endpoint: g_out (v)
 Beginpoint: g_in[1] (^) triggered by leading edge of 'e'
 Path Groups: {default}
 Analysis View: NG_view_typ

- External Delay 0.000
 + Path Delay 0.500
 = Required Time 0.500
 - Arrival Time 0.662
 = Slack Time -0.162

Clock Rise Edge 0.000
 + Input Delay 0.000
 = Beginpoint Arrival Time 0.000

Pin	Edge	Net	Cell	Delay	Arrival Time	Required Time
g_in[1]	^	g_in[1]			0.000	-0.162
U1/A2	^	g_in[1]	NAND2_X1	0.000	0.000	-0.162
U1/ZN	v	FE ECON0 g_out	NAND2_X1	0.072	0.072	-0.090
FE_ECOC0 g_out/A	v	FE ECON0 g_out	BUF_X8	0.027	0.099	-0.063
FE_ECOC0 g_out/Z	v	FE ECON1 g_out	BUF_X8	0.053	0.152	-0.010
FE_ECOC1 g_out/A	v	FE ECON1 g_out	BUF_X8	0.021	0.173	0.011
FE_ECOC1 g_out/Z	v	FE ECON2 g_out	BUF_X8	0.035	0.208	0.046
FE_ECOC2 g_out/A	v	FE ECON2 g_out	BUF_X8	0.020	0.229	0.066
FE_ECOC2 g_out/Z	v	FE ECON3 g_out	BUF_X8	0.034	0.263	0.101
FE_ECOC3 g_out/A	v	FE ECON3 g_out	BUF_X8	0.020	0.283	0.121
FE_ECOC3 g_out/Z	v	FE ECON4 g_out	BUF_X8	0.034	0.317	0.155
FE_ECOC4 g_out/A	v	FE ECON4 g_out	BUF_X8	0.021	0.339	0.176
FE_ECOC4 g_out/Z	v	FE ECON5 g_out	BUF_X8	0.035	0.373	0.211
FE_ECOC5 g_out/A	v	FE ECON5 g_out	BUF_X8	0.020	0.394	0.231
FE_ECOC5 g_out/Z	v	FE ECON6 g_out	BUF_X8	0.034	0.428	0.266
FE_ECOC6 g_out/A	v	FE ECON6 g_out	BUF_X8	0.020	0.448	0.286
FE_ECOC6 g_out/Z	v	FE ECON7 g_out	BUF_X8	0.034	0.483	0.321
FE_ECOC7 g_out/A	v	FE ECON7 g_out	BUF_X8	0.020	0.503	0.341
FE_ECOC7 g_out/Z	v	FE ECON8 g_out	BUF_X8	0.034	0.538	0.375
FE_ECOC8 g_out/A	v	FE ECON8 g_out	BUF_X8	0.020	0.558	0.396
FE_ECOC8 g_out/Z	v	FE ECON9 g_out	BUF_X8	0.034	0.592	0.430
FE_ECOC9 g_out/A	v	FE ECON9 g_out	BUF_X8	0.020	0.613	0.451
FE_ECOC9 g_out/Z	v	g_out	BUF_X8	0.034	0.647	0.485
g_out	v	g_out	VBI	0.015	0.662	0.500

Figure 4: Analyze The Result Of Inserting 10 BUF_X8

Beginpoint: g_in[1] (^) triggered by leading edge of 'e'
 Path Groups: {default}
 Analysis View: NG_view_typ

- External Delay 0.000
 + Path Delay 0.500
 = Required Time 0.500
 - Arrival Time 0.662
 = Slack Time -0.162

Clock Rise Edge 0.000
 + Input Delay 0.000
 = Beginpoint Arrival Time 0.000

Pin	Edge	Net	Cell	Delay	Arrival Time	Required Time
g_in[1]	^	g_in[1]			0.000	-0.162
U1/A2	^	g_in[1]	NAND2_X1	0.000	0.000	-0.162
U1/ZN	v	FE ECON0 g_out	NAND2_X1	0.068	0.068	-0.094
FE_ECOC0 g_out/A	v	FE ECON0 g_out	BUF_X8	0.023	0.091	-0.071
FE_ECOC0 g_out/Z	v	FE ECON1 g_out	BUF_X8	0.051	0.142	-0.020
FE_ECOC1 g_out/A	v	FE ECON1 g_out	BUF_X8	0.019	0.160	-0.002
FE_ECOC1 g_out/Z	v	FE ECON2 g_out	BUF_X8	0.033	0.194	0.032
FE_ECOC2 g_out/A	v	FE ECON2 g_out	BUF_X8	0.018	0.212	0.050
FE_ECOC2 g_out/Z	v	FE ECON3 g_out	BUF_X8	0.033	0.244	0.082
FE_ECOC3 g_out/A	v	FE ECON3 g_out	BUF_X8	0.018	0.262	0.100
FE_ECOC3 g_out/Z	v	FE ECON4 g_out	BUF_X8	0.033	0.295	0.133
FE_ECOC4 g_out/A	v	FE ECON4 g_out	BUF_X8	0.018	0.313	0.151
FE_ECOC4 g_out/Z	v	FE ECON5 g_out	BUF_X8	0.033	0.346	0.184
FE_ECOC5 g_out/A	v	FE ECON5 g_out	BUF_X8	0.018	0.363	0.202
FE_ECOC5 g_out/Z	v	FE ECON6 g_out	BUF_X8	0.033	0.396	0.234
FE_ECOC6 g_out/A	v	FE ECON6 g_out	BUF_X8	0.018	0.414	0.252
FE_ECOC6 g_out/Z	v	FE ECON7 g_out	BUF_X8	0.033	0.447	0.285
FE_ECOC7 g_out/A	v	FE ECON7 g_out	BUF_X8	0.018	0.465	0.303
FE_ECOC7 g_out/Z	v	FE ECON8 g_out	BUF_X8	0.033	0.497	0.336
FE_ECOC8 g_out/A	v	FE ECON8 g_out	BUF_X8	0.018	0.515	0.353
FE_ECOC8 g_out/Z	v	FE ECON9 g_out	BUF_X8	0.033	0.548	0.386
FE_ECOC9 g_out/A	v	FE ECON9 g_out	BUF_X8	0.018	0.566	0.404
FE_ECOC9 g_out/Z	v	FE ECON10 g_out	BUF_X8	0.033	0.599	0.437
FE_ECOC10 g_out/A	v	FE ECON10 g_out	BUF_X8	0.018	0.616	0.454
FE_ECOC10 g_out/Z	v	g_out	BUF_X8	0.033	0.649	0.487
g_out	v	g_out	VBI	0.013	0.662	0.500

Figure 5: Analyze The Result Of Inserting 11 BUF_X8

After that, I try to remove a buffer from the end of the buffer queue. Then I got a minimized total delay as the figure 6 and 7 shows.

```

Path 1: VIOLATED Path Delay Check
Endpoint: g_out (v)
Beginpoint: g_in[1] (^) triggered by leading edge of '@'
Path Groups: {default}
Analysis View: NG_view_typ
- External Delay          0.000
+ Path Delay              0.500
= Required Time          0.500
- Arrival Time           0.634
= Slack Time             -0.134
Clock Rise Edge          0.000
+ Input Delay            0.000
= Beginpoint Arrival Time 0.000

```

Pin	Edge	Net	Cell	Delay	Arrival Time	Required Time
g_in[1]	^	g_in[1]			0.000	-0.134
U1/A2	^	g_in[1]	NAND2_X1	0.000	0.000	-0.134
U1/ZN	v	FE_ECON0_g_out	NAND2_X1	0.058	0.058	-0.077
FE_ECOC0_g_out/A	v	FE_ECON0_g_out	BUF_X8	0.014	0.072	-0.063
FE_ECOC0_g_out/Z	v	FE_ECON1_g_out	BUF_X8	0.046	0.118	-0.017
FE_ECOC1_g_out/A	v	FE_ECON1_g_out	BUF_X8	0.018	0.136	0.002
FE_ECOC1_g_out/Z	v	FE_ECON2_g_out	BUF_X8	0.033	0.169	0.035
FE_ECOC2_g_out/A	v	FE_ECON2_g_out	BUF_X8	0.018	0.187	0.053
FE_ECOC2_g_out/Z	v	FE_ECON3_g_out	BUF_X8	0.033	0.220	0.085
FE_ECOC3_g_out/A	v	FE_ECON3_g_out	BUF_X8	0.018	0.238	0.103
FE_ECOC3_g_out/Z	v	FE_ECON4_g_out	BUF_X8	0.033	0.270	0.136
FE_ECOC4_g_out/A	v	FE_ECON4_g_out	BUF_X8	0.018	0.288	0.154
FE_ECOC4_g_out/Z	v	FE_ECON5_g_out	BUF_X8	0.033	0.321	0.187
FE_ECOC5_g_out/A	v	FE_ECON5_g_out	BUF_X8	0.018	0.339	0.204
FE_ECOC5_g_out/Z	v	FE_ECON6_g_out	BUF_X8	0.033	0.372	0.237
FE_ECOC6_g_out/A	v	FE_ECON6_g_out	BUF_X8	0.018	0.389	0.255
FE_ECOC6_g_out/Z	v	FE_ECON7_g_out	BUF_X8	0.033	0.422	0.288
FE_ECOC7_g_out/A	v	FE_ECON7_g_out	BUF_X8	0.018	0.440	0.306
FE_ECOC7_g_out/Z	v	FE_ECON8_g_out	BUF_X8	0.033	0.473	0.338
FE_ECOC8_g_out/A	v	FE_ECON8_g_out	BUF_X8	0.018	0.491	0.356
FE_ECOC8_g_out/Z	v	FE_ECON9_g_out	BUF_X8	0.033	0.523	0.389
FE_ECOC9_g_out/A	v	FE_ECON9_g_out	BUF_X8	0.018	0.541	0.407
FE_ECOC9_g_out/Z	v	g_out	BUF_X8	0.036	0.577	0.443
g_out	v	g_out	VBI	0.057	0.634	0.500

Figure 6: The Result Of New Way To Minimize 11 BUF_X8 Delay




Figure 7: The Result Of New Way To Minimize The Total Delay

Clearly, when the number of BUF_X8 buffers is 10 then I can get the minimal total delay 0.634.