

32-bit TriCore™ AURIX™ TC3xx microcontroller family

About this document

Scope and purpose

This Configuration Data Reference document is applicable to all TC3xx devices in the TriCore™ AURIX™ family of 32-bit microcontrollers.

The purpose of this document is to facilitate the integrator to verify the generated code based on the input configuration parameters. This document describes details of structures, defines, macros and variables generated from the configuration parameters.

Intended audience

This document is intended for integrators who need to understand the logic of the generated configuration code of AURIX™ AUTOSAR MCAL.

Reference documents

This document should be read in conjunction with the following documents:

• AURIX™ TC3xx MCAL User Manual Spi

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

Table of contents

Abou	ıt this document	1
Table	e of contents	2
1	Spi driver	6
1.1	· File: Spi_Cfg.h	
1.1.1	Macro: SPI_AR_RELEASE_MAJOR_VERSION	6
1.1.2	Macro: SPI_AR_RELEASE_MINOR_VERSION	6
1.1.3	Macro: SPI_AR_RELEASE_REVISION_VERSION	6
1.1.4	Macro: SPI_SW_MAJOR_VERSION	7
1.1.5	Macro: SPI_SW_MINOR_VERSION	7
1.1.6	Macro: SPI_SW_PATCH_VERSION	7
1.1.7	Macro: SPI_SAFETY_ENABLE	8
1.1.8	Macro: SPI_DEM_REPORT_DISABLED	8
1.1.9	Macro: SPI_DEM_REPORT_ENABLED	8
1.1.10	0 Macro: SPI_HW_ERROR_DEM_REPORT	9
1.1.11	1 Macro: SPI_E_HARDWARE_ERROR	9
1.1.12	2 Macro: SPI_MCAL_SUPERVISOR	9
1.1.13	3 Macro: SPI_MCAL_USER1	10
1.1.14	4 Macro: SPI_INIT_CHECK_API	10
1.1.15	5 Macro: SPI_RUN_TIME_API_MODE	10
1.1.16	6 Macro: SPI_INIT_DEINIT_API_MODE	11
1.1.17	7 Macro: SPI_DEV_ERROR_DETECT	11
1.1.18	8 Macro: SPI_MULTICORE_ERROR_DETECT	11
1.1.19		
1.1.20	0 Macro: SPI_LEVEL_DELIVERED	12
1.1.21	1 Macro: SPI_MAIN_FUNCTION_PERIOD	12
1.1.22	2 Macro: SPI_CHANNEL_BUFFERS_ALLOWED	13
1.1.23	3 Macro: SPI_CANCEL_API	13
1.1.24	4 Macro: SPI_HW_STATUS_API	13
1.1.25	<u> </u>	
1.1.26	6 Macro: SPI_VERSION_INFO_API	14
1.1.27	7 Macro: SPI_INTERRUPTIBLE_SEQ_ALLOWED	14
1.1.28	_	
1.1.29	_	
1.1.30	0 Macro: SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT	15
1.1.31		
1.1.32		
1.1.33		
1.1.34	, _	
1.1.35		
1.1.36		
1.1.37	- -	
1.1.38		
1.1.39		
1.1.40		
1.1.41	_ ` _	
1.1.42	2 Macro: SPI_CHANNEL_DELIMITER	20

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family



1.1.43	Macro: SPI_QSPI_HW_DELIMITER	
1.1.44	Macro: SPI_IB_BUFFER_SIZE_COREx	21
1.1.45	Macro: SPI_JOB_QUEUE_LENGTH_QSPIx	23
1.1.46	Macro: SPI_QSPI_CHANNELx	24
1.1.47	Macro: SPI_NUM_IB_CHANNELS_COREx	25
1.1.48	Macro: SPI_CORE <x>_ENABLE</x>	27
1.1.49	Macro: SPI_NUM_EB_CHANNELS_COREx	27
1.1.50	Macro: SPI_DMA_MAX_TCS_NUM_QSPI <x></x>	29
1.1.51	Macro: SPI_CS_VIA_HW_OR_NONE	30
1.1.52	Macro: SPI_PARITY_EVEN	30
1.1.53	Macro: SPI_PARITY_ODD	31
1.1.54	Macro: SPI_PARITY_UNUSED	31
1.1.55	Macro: SPI_EB_CHANNEL	31
1.1.56	Macro: SPI_IB_CHANNEL	31
1.1.57	Macro: SPI_DMA_CHNL_INVALID	32
1.1.58	Macro: SpiConf_SpiSequence_ <sequence_name></sequence_name>	32
1.1.59	Macro: SpiConf_SpiJob_ <job_name></job_name>	33
1.1.60	Macro: SpiConf_SpiChannel_ <channel_name></channel_name>	33
1.1.61	Macro: SPI_SEQUENCE_COUNT_CORE <x></x>	
1.1.62	Macro: SPI_JOB_COUNT_CORE <x></x>	
1.1.63	Macro: SPI_QSPI <x>_CORE</x>	
1.2	File: Spi[_ <variant>]_PBcfg.c</variant>	
1.2.1	Structure: Spi_Config[_ <variant>]</variant>	
1.2.1.1	Member: CoreConfigPtr[6]	
1.2.1.2	Member: SequenceLookup	
1.2.1.3	Member: JobLookup	
1.2.1.4	Member: ChannelLookup	
1.2.1.5	Member: NoOfSequences	
1.2.1.6	Member: NoOfJobs	
1.2.1.7	Member: NoOfChannels	
1.2.1.8	Member: SyncTimeout	
1.2.2	Structure: Spi_Config_Core <x>[_<variant>]</variant></x>	
1.2.2.1	Member: SequenceConfigPtr	
1.2.2.2	Member: JobConfigPtr	
1.2.2.3	Member: ChannelConfigPtr	
1.2.2.4	Member: ChannelOffsetInfo	
1.2.2.5	Member: QSPIHwConfigPtr[SPI_MAX_HW_UNIT]	
1.2.2.6	Member: QSPIHwMap	
1.2.2.7	Member: NoOfSequences	
1.2.2.8	Member: NoOfJobs	
1.2.2.9	Member: NoOfChannels	
1.2.3	Structure: Spi_kSequenceConfig_Core <x></x>	
1.2.3.1	Member: Sequenceld	
1.2.3.2	Member: SeqNotification	
1.2.3.3	Member: JobLinkPtrPhysical	
1.2.3.4	Member: SeqSharePtr	
1.2.3.5	Member: NoOfJobInSeq	
1.2.3.6	Member: SeqInterruptible	
1.2.3.7	Member: HwModuleUsed	54

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family



1.2.3.8	Member: u8Comm	54
1.2.4	Structure: Spi_kJobConfig_Core <x></x>	55
1.2.4.1	Member: JobId	56
1.2.4.2	Member: JobNotification	57
1.2.4.3	Member: BaudRateAndClockParam	57
1.2.4.4	Member: IdleLeadTrailDelay	59
1.2.4.5	Member: ChnlLinkPtrPhysical	61
1.2.4.6	Member: CSPortPin	61
1.2.4.7	Member: JobPriority	62
1.2.4.8	Member: CsPolarity	62
1.2.4.9	Member: HwUnit	62
1.2.4.10	Member: ParitySupport	63
1.2.4.11	Member: FramebasedCs	63
1.2.5	Structure: Spi_kChannelConfig_Core <x></x>	63
1.2.5.1	Member: Defaultdata	
1.2.5.2	Member: NoOfDataElements	64
1.2.5.3	Member: ChannelType	65
1.2.5.4	Member: QSPIHwUnit	65
1.2.5.5	Member: DataConfig	66
1.2.5.6	Member: Channelld	66
1.2.6	Structure: Spi_kQspiHwConfigQSPI <x></x>	66
1.2.6.1	Member: ActiveChipSelectLevel	67
1.2.6.2	Member: JobQueueLength	68
1.2.6.3	Member: DMARxChannel	68
1.2.6.4	Member: DMATxChannel	
1.2.6.5	Member: DMATCSCount	70
1.2.6.6	Member: ClockSetting	
1.2.6.7	Member: MasterReceivePortPin	
1.2.6.8	Member: MaxSequence	
1.2.6.9	Member: ExternalDemuxEnabled	
1.2.6.10	Member: StrobeDelay	
1.2.7	Structure: Spi_ChannelOffsets_Core <x></x>	
1.2.7.1	Member: ChannelOffset	
1.2.7.2	Member: DataTransferLength	
1.2.8	Array: <symbolicsequencename>_ JobLinkPtr_Physical</symbolicsequencename>	
1.2.9	Array: <symbolicjobname>_ ChannelLinkPtr_Physical</symbolicjobname>	
1.2.10	Array: SequenceLookupIndex[_ <variant>]</variant>	
1.2.11	Array: JobLookupIndex[_ <variant>]</variant>	
1.2.12	Array: ChannelLookupIndex[_ <variant>]</variant>	
1.2.13	Array: <symbolicsequencename>_SeqSharePtr</symbolicsequencename>	
1.2.14	Function Pointer: SpiSeqEndNotification	
1.2.15	Function Pointer: SpiJobEndNotification	
1.3	File: Spi[_ <variant>]_PBcfg.h</variant>	
1.3.1	Structure: Spi_Config[_ <variant>]</variant>	
Revision b	history	94

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Spi driver

1 Spi driver

This chapter describes the details of the configuration data generated from the SPI driver.

1.1 File: Spi_Cfg.h

The generated header file contains all pre-compile configuration parameters. Pre-compile time configuration allows decoupling of the static configuration from implementation. The file is generated in the 'inc' folder.

1.1.1 Macro: SPI_AR_RELEASE_MAJOR_VERSION

Table 1 SPI_AR_RELEASE_MAJOR_VERSION

Name	SPI_AR_RELEASE_MAJOR_VERSION	
Description	Major version number of AUTOSAR release on which the Spi implementation is based on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMajorVersion'. Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Spi_Cfg.h file	<pre>#define SPI_AR_RELEASE_MAJOR_VERSION (4U)</pre>

1.1.2 Macro: SPI_AR_RELEASE_MINOR_VERSION

Table 2 SPI_AR_RELEASE_MINOR_VERSION

Name	SPI_AR_RELEASE_MINOR_VERSION	
Description	Minor version number of AUTOSAR release on which the Spi implementation is based	
	on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMinorVersion'. Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Spi_Cfg.h file	#define SPI_AR_RELEASE_MINOR_VERSION (2U)

1.1.3 Macro: SPI_AR_RELEASE_REVISION_VERSION

Table 3 SPI_AR_RELEASE_REVISION_VERSION

Name	SPI_AR_RELEASE_REVISION_VERSION

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

Description	Revision version number of AUTOSAR release on which the Spi implementation is based on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArPatchVersion'. Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Spi_Cfg.h file	<pre>#define SPI_AR_RELEASE_REVISION_VERSION (2U)</pre>

1.1.4 Macro: SPI_SW_MAJOR_VERSION

Table 4 SPI_SW_MAJOR_VERSION

Name	SPI_SW_MAJOR_VERSION	
Description	Major version number of the Spi module.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMajorVersion'. Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Spi_Cfg.h file with SwMajorVersion 10	#define SPI_SW_MAJOR_VERSION (10U)

1.1.5 Macro: SPI_SW_MINOR_VERSION

Table 5 SPI_SW_MINOR_VERSION

Name	SPI_SW_MINOR_VERSION		
Description	Minor version number of the Spi module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMinorVersion'. Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Spi_Cfg.h file with SwMinorVersion 10	#define SPI_SW_MINOR_VERSION (10U)	

1.1.6 Macro: SPI_SW_PATCH_VERSION

Table 6 SPI_SW_PATCH_VERSION

Name	SPI_SW_PATCH_VERSION
Description	Patch level version number of the Spi module.

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwPatchVersion'. Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Spi_Cfg.h file with SwPatchVersion 0	#define SPI_SW_PATCH_VERSION (0U)

1.1.7 Macro: SPI_SAFETY_ENABLE

Table 7 SPI_SAFETY_ENABLE

	_		
Name	SPI_SAFETY_ENABLE		
Description	Enables/disables safety features		
Verification method	The macro is generated as STD_ON if SpiSafetyCheckEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s) Action Generate		Generated output	
	SpiSafetyCheckEnable = True	#define SPI_SAFETY_ENABLE (STD_ON)	

1.1.8 Macro: SPI_DEM_REPORT_DISABLED

Table 8 SPI_DEM_REPORT_DISABLED

Name	SPI_DEM_REPORT_DISABLED	
Description	Disables the DEM reporting.	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '0'.	
Example(s)	Action Generated output	
	Generate 'Spi_Cfg.h'	<pre>#define SPI_DEM_REPORT_DISABLED (0)</pre>

1.1.9 Macro: SPI_DEM_REPORT_ENABLED

Table 9 SPI_DEM_REPORT_ENABLED

Name	SPI_DEM_REPORT_ENABLED	
Description	Enables the DEM reporting.	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '1'.	



Spi driver

Example(s)	Action	Generated output
	Generate 'Spi_Cfg.h'	#define SPI_DEM_REPORT_ENABLED (1)

1.1.10 Macro: SPI_HW_ERROR_DEM_REPORT

Table 10 SPI_HW_ERROR_DEM_REPORT

Name	SPI_HW_ERROR_DEM_REPORT	
Description	Enables/disables the reporting of DEM	
Verification method	The macro is generated as SPI_DEM_REPORT_ENABLED if SpiDemEventParameterRefs/ SPI_E_HARDWARE_ERROR is configured else the macro is generated as SPI_DEM_REPORT_DISABLED.	
Example(s)	Action Generated output	
	SpiDemEventParameterRefs/ SPI_E_HARDWARE_ERROR is configured	<pre>#define SPI_HW_ERROR_DEM_REPORT (SPI_DEM_REPORT_ENABLED)</pre>
	SpiDemEventParameterRefs/ SPI_E_HARDWARE_ERROR is not configured	#define SPI_HW_ERROR_DEM_REPORT (SPI_DEM_REPORT_DISABLED)

1.1.11 Macro: SPI_E_HARDWARE_ERROR

Table 11 SPI_E_HARDWARE_ERROR

Name	SPI_E_HARDWARE_ERROR	SPI_E_HARDWARE_ERROR	
Description	DEM Event information	DEM Event information	
Verification method	5	The macro is generated only when SpiDemEventParameterRefs/ SPI_E_HARDWARE_ERROR are configured else the macro is not generated.	
Example(s)	Action Generated output		
	SpiDemEventParameterRefs/ SPI_E_HARDWARE_ERROR is configured with valid reference "HardwareError"	<pre>#define SPI_E_HARDWARE_ERROR (DemConf_DemEventParameter_HardwareE rror)</pre>	
	SpiDemEventParameterRefs/ SPI_E_HARDWARE_ERROR is not configured	The macro is not generated.	

1.1.12 Macro: SPI_MCAL_SUPERVISOR

Table 12 SPI_MCAL_SUPERVISOR

Name	SPI_MCAL_SUPERVISOR	
Description	Supervisor Mode	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '0'.	

MCAL Configuration Verification Manual for Spi

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

Example(s)	Action	Generated output
	Generate 'Spi_Cfg.h'	#define SPI_MCAL_SUPERVISOR (0)

Macro: SPI_MCAL_USER1 1.1.13

Table 13 SPI_MCAL_USER1

Name	SPI_MCAL_USER1	
Description	User Mode	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '1'.	
Example(s)	Action Generated output	
	Generate 'Spi_Cfg.h'	#define SPI_MCAL_USER1 (1)

Macro: SPI_INIT_CHECK_API 1.1.14

Table 14 SPI_INIT_CHECK_API

Name	SPI_INIT_CHECK_API	
Description	Enables/disables SpiInitCheckApi API	
Verification method	The macro is generated as STD_ON if SpilnitCheckApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
		ourse output
	SpiInitCheckApi = True	#define SPI_INIT_CHECK_API (STD_ON)

Macro: SPI_RUN_TIME_API_MODE 1.1.15

Table 15 SPI_RUN_TIME_API_MODE

Name	SPI_RUN_TIME_API_MODE	
Description	Decides the mode of execution of Run Time API's	
Verification method	The macro is generated as SPI_MCAL_USER1 if SpiRuntimeApiMode configuration parameter is set to 'SPI_MCAL_USER1' else the macro is generated as SPI_MCAL_SUPERVISOR.	
Example(s)	Action Generated output	
	SpiRuntimeApiMode = SPI_MCAL_USER1	<pre>#define SPI_RUN_TIME_API_MODE (SPI_MCAL_USER1)</pre>
	SpiRuntimeApiMode = SPI_MCAL_SUPERVISOR	<pre>#define SPI_RUN_TIME_API_MODE (SPI_MCAL_SUPERVISOR)</pre>



Spi driver

1.1.16 Macro: SPI_INIT_DEINIT_API_MODE

Table 16 SPI_INIT_DEINIT_API_MODE

Name	SPI_INIT_DEINIT_API_MODE	
Description	Decides the mode of execution of Init and Delnit API's.	
Verification method	The macro is generated as SPI_MCAL_USER1 if SpiInitDeInitApiMode configuration parameter is set to 'SPI_MCAL_USER1' else the macro is generated as SPI_MCAL_SUPERVISOR.	
Example(s)	Action	Generated output
	SpiInitDeInitApiMode = SPI_MCAL_USER1	<pre>#define SPI_INIT_DEINIT_API_MODE (SPI_MCAL_USER1)</pre>
	SpiInitDeInitApiMode = SPI_MCAL_SUPERVISOR	#define SPI_INIT_DEINIT_API_MODE (SPI_MCAL_SUPERVISOR)

1.1.17 Macro: SPI_DEV_ERROR_DETECT

Table 17 SPI_DEV_ERROR_DETECT

Name	SPI_DEV_ERROR_DETECT	
Description	Enables/disables the Development Error Detection.	
Verification method	The macro is generated as STD_ON if SpiDevErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Example(s) Action Generated output	
	SpiDevErrorDetect= True	<pre>#define SPI_DEV_ERROR_DETECT (STD_ON)</pre>
	SpiDevErrorDetect= False	<pre>#define SPI_DEV_ERROR_DETECT (STD_OFF)</pre>

1.1.18 Macro: SPI_MULTICORE_ERROR_DETECT

Table 18 SPI_MULTICORE_ERROR_DETECT

Name	SPI_MULTICORE_ERROR_DETECT	
Description	Enables/disables MultiCore DET Check	
Verification method	The macro is generated as STD_ON if SpiMulticoreCheckEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	SpiMulticoreCheckEnable = True	<pre>#define SPI_MULTICORE_ERROR_DETECT (STD_ON)</pre>
	SpiMulticoreCheckEnable = False	<pre>#define SPI_MULTICORE_ERROR_DETECT (STD_OFF)</pre>



Spi driver

1.1.19 Macro: SPI_RUNTIME_ERROR_DETECT

Table 19 SPI_RUNTIME_ERROR_DETECT

Name	SPI_RUNTIME_ERROR_DETECT	
Description	Enables/disables runtime DET Check	
Verification method	The macro is generated as STD_ON if SpiRunTimeErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF for AUTOSAR version 4.4.0.	
Example(s)	Action Generated output	
	SpiRunTimeErrorDetect = True	<pre>#define SPI_RUNTIME_ERROR_DETECT (STD_ON)</pre>
	SpiRunTimeErrorDetect = False	<pre>#define SPI_RUNTIME_ERROR_DETECT (STD_OFF)</pre>

1.1.20 Macro: SPI_LEVEL_DELIVERED

Table 20 SPI_LEVEL_DELIVERED

Name	SPI_LEVEL_DELIVERED		
Description	Represents the LEVEL in which SPI operates.		
Verification method	macro is generated as of '0' if SpiLevelDelivered is set '0' of '1' if SpiLevelDelivered is set '1' of '2' if SpiLevelDelivered is set '2'		
Example(s)	Action	Action Generated output	
	SpiLevelDelivered = 0	<pre>#define SPI_LEVEL_DELIVERED (0)</pre>	
	SpiLevelDelivered = 1	#define SPI_LEVEL_DELIVERED (1)	
	SpiLevelDelivered = 2	#define SPI_LEVEL_DELIVERED (2)	

1.1.21 Macro: SPI_MAIN_FUNCTION_PERIOD

Table 21 SPI_MAIN_FUNCTION_PERIOD

Name	SPI_MAIN_FUNCTION_PERIOD	
Description	Specifies the Main Function handling period.	
Verification method	The macro is generated based on the value assigned to SpiMainFunctionPeriod configuration parameter.	
Example(s)	Action Generated output	
	SpiMainFunctionPeriod = 1.0E-4	<pre>#define SPI_MAIN_FUNCTION_PERIOD (1.0E-4)</pre>
	SpiMainFunctionPeriod = 1.0E- 2	<pre>#define SPI_MAIN_FUNCTION_PERIOD (1.0E-2)</pre>



Spi driver

1.1.22 Macro: SPI_CHANNEL_BUFFERS_ALLOWED

Table 22 SPI CHANNEL BUFFERS ALLOWED

WDG 22 STI_GHARREL_DOTTERS_ALLOWED		
Name	SPI_CHANNEL_BUFFERS_ALLOWED	
Description	Represents the allowed channel buffer type like Internal buffer (IB) or External buffer (EB) or Both.	
Verification method	The macro is generated based on the value assigned to SpiChannelBuffersAllowed configuration parameter.	
Example(s)	Action Generated output	
	SpiChannelBuffersAllowed= 0	<pre>#define SPI_CHANNEL_BUFFERS_ALLOWED (0)</pre>
	SpiChannelBuffersAllowed= 1	<pre>#define SPI_CHANNEL_BUFFERS_ALLOWED (1)</pre>
	SpiChannelBuffersAllowed= 2	<pre>#define SPI_CHANNEL_BUFFERS_ALLOWED (2)</pre>

1.1.23 Macro: SPI_CANCEL_API

Table 23 SPI_CANCEL_API

Name	SPI_CANCEL_API	
Description	Enables/disables Spi_Cancel API	
Verification method	The macro is generated as STD_ON if SpiCancelApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	SpiCancelApi = True	#define SPI_CANCEL_API (STD_ON)
	SpiCancelApi = False	#define SPI_CANCEL_API (STD_OFF)

1.1.24 Macro: SPI_HW_STATUS_API

Table 24 SPI_HW_STATUS_API

Name	SPI_HW_STATUS_API	
Description	Enables/disables Spi_GetHWUnitStatus API	
Verification method	The macro is generated as STD_ON if SpiHwStatusApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
	Action Generated output	
Example(s)	Action	Generated output
Example(s)	Action SpiHwStatusApi = True	#define SPI_HW_STATUS_API (STD_ON)



Spi driver

1.1.25 Macro: SPI_CONTROL_LOOPBACK_API

Table 25 SPI_CONTROL_LOOPBACK_API

Name	SPI_CONTROL_LOOPBACK_API	
Description	Enables/disables Spi_ControlLoopBack API	
Verification method	The macro is generated as STD_ON if SpiEnableLoopBackApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	SpiEnableLoopBackApi = True	<pre>#define SPI_CONTROL_LOOPBACK_API (STD_ON)</pre>
	SpiEnableLoopBackApi = False	<pre>#define SPI_CONTROL_LOOPBACK_API (STD_OFF)</pre>

1.1.26 Macro: SPI_VERSION_INFO_API

Table 26 SPI_VERSION_INFO_API

Name	SPI_VERSION_INFO_API	
Description	Enables/disables Spi_GetVersionInfo API	
Verification method	The macro is generated as STD_ON if SpiVersionInfoApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	SpiVersionInfoApi = True	#define SPI_VERSION_INFO_API (STD_ON)
	SpiVersionInfoApi = False	<pre>#define SPI_VERSION_INFO_API (STD_OFF)</pre>

1.1.27 Macro: SPI_INTERRUPTIBLE_SEQ_ALLOWED

Table 27 SPI_INTERRUPTIBLE_SEQ_ALLOWED

Name	SPI_INTERRUPTIBLE_SEQ_ALLOWED	
Description	Enables/disables the interruptible feature.	
Verification method	The macro is generated as STD_ON if configuration parameter SpiLevelDelivered is not set to '0' and SpiInterruptibleSeqAllowed is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	SpiLevelDelivered !=0 and SpiInterruptibleSeqAllowed = True	<pre>#define SPI_INTERRUPTIBLE_SEQ_ALLOWED (STD_ON)</pre>
SpiLevelDelivered !=0 and SpiInterruptibleSeqAllowed = #define SPI_INTERRUPTIBLE_SEQ_ False		#define SPI_INTERRUPTIBLE_SEQ_ALLOWED



Spi driver

	(STD_OFF)
SpiLevelDelivered = 0	<pre>#define SPI_INTERRUPTIBLE_SEQ_ALLOWED (STD_OFF)</pre>

1.1.28 Macro: SPI_SEQ_INT_FALSE

Table 28 SPI_SEQ_INT_FALSE

Name	SPI_SEQ_INT_FALSE	
Description	Sequence is not interruptible.	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '0'.	
Example(s)	Action Generated output	
	Generate 'Spi_Cfg.h'	#define SPI_SEQ_INT_FALSE (0)

1.1.29 Macro: SPI_SEQ_INT_TRUE

Table 29 SPI_SEQ_INT_TRUE

Name	SPI_SEQ_INT_TRUE	
Description	Sequence is interruptiable.	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '1'.	
Example(s)	Action Generated output	
	Generate 'Spi_Cfg.h'	#define SPI_SEQ_INT_TRUE (1)

1.1.30 Macro: SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT

Table 30 SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT

Name	SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT	
Description	Enables/disables the concurrent transmission	
Verification method	The macro is generated as STD_ON if configuration parameter SpiLevelDelivered is not set to '1' and SpiSupportConcurrentSyncTransmit is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	SpiLevelDelivered !=1 and SpiSupportConcurrentSyncTransmit = True	<pre>#define SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT (STD_ON)</pre>
	SpiLevelDelivered !=1 and SpiSupportConcurrentSyncTransmit	#define SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT

MCAL Configuration Verification Manual for Spi

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

= False	(STD_OFF)
SpiLevelDelivered =1	<pre>#define SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT (STD_OFF)</pre>

1.1.31 Macro: SPI_MAX_HW_UNIT

Table 31 SPI_MAX_HW_UNIT

Name	SPI_MAX_HW_UNIT	SPI_MAX_HW_UNIT	
Description	Maximum QSPI HW unit ID tha	Maximum QSPI HW unit ID that is available for the specific device.	
Verification method	<u> </u>	The macro is generated based on the maximum QSPI kernel Id that is available. The macro value is generated after incrementing the maximum kernel id value by 1.	
Example(s)	Action	Generated output	
	If the kernels available for the device are QSPI0, QSPI1, QSPI2	#define SPI_MAX_HW_UNIT (3)	
	If the kernels available for the device are QSPI0, QSPI1, QSPI3	#define SPI_MAX_HW_UNIT (4)	

1.1.32 Macro: SPI_SYNC_BUS

Table 32 SPI_SYNC_BUS

Name	SPI_SYNC_BUS	
Description	QSPI HW is configured for Synchronous communication.	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '0'.	
Example(s)	Action Generated output	
	Generate 'Spi_Cfg.h'	#define SPI_SYNC_BUS (0)

1.1.33 Macro: SPI_ASYNC_BUS

Table 33 SPI_ASYNC_BUS

Name	SPI_ASYNC_BUS	
Description	QSPI HW is configured for Asynchronous communication.	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '1'.	
Example(s)	Action	Generated output

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

Generate 'Spi_Cfg.h'	#define SPI_ASYNC_BUS (1)
----------------------	---------------------------

Macro: SPI_HW_QSPIx_USED 1.1.34

Table 34 SPI_HW	able 34 SPI_HW_QSPIx_USED	
Name	SPI_HW_QSPIx_USED	
Description	Specifies if a particular QSPI is configured for communication.	
Verification method	The macro is generated as STD_C not configured, macro is generate	ON based on the SpiHwUnit configured. If a QSPI is ed as STD_OFF.
Example(s)	Action	Generated output
	SpiExternalDevice0/SpiHwUnit = QSPI0	#define SPI_HW_QSPIO_USED (STD_ON)
	- QSP10 	#define SPI_HW_QSPI1_USED (STD_OFF)
		<pre>#define SPI_HW_QSPI2_USED (STD_OFF)</pre>
		<pre>#define SPI_HW_QSPI3_USED (STD_OFF)</pre>
		<pre>#define SPI_HW_QSPI4_USED (STD_OFF)</pre>
		#define SPI_HW_QSPI5_USED (STD_OFF)
	SpiExternalDevice0/SpiHwUnit = QSPI1	#define SPI_HW_QSPI0_USED (STD_OFF)
		#define SPI_HW_QSPI1_USED (STD_ON)
		<pre>#define SPI_HW_QSPI2_USED (STD_OFF)</pre>
		<pre>#define SPI_HW_QSPI3_USED (STD_OFF)</pre>
		<pre>#define SPI_HW_QSPI4_USED (STD_OFF)</pre>
		#define SPI_HW_QSPI5_USED (STD_OFF)
	SpiExternalDevice0/SpiHwUnit = QSPI0	#define SPI_HW_QSPIO_USED (STD_ON)
		#define SPI_HW_QSPI1_USED (STD_ON)
	SpiExternalDevice1/SpiHwUnit = QSPI1	<pre>#define SPI_HW_QSPI2_USED (STD_OFF)</pre>
		#define SPI_HW_QSPI3_USED (STD_OFF)
		#define SPI_HW_QSPI4_USED (STD_OFF)
		#define SPI_HW_QSPI5_USED (STD_OFF)

Macro: SPI_QSPIx_INDEX 1.1.35

Table 35 SPI_QSPIx_INDEX

Name	SPI_QSPIx_INDEX	
Description	Specifies the index for a QSPI HW	
	Note: The macro is not user configurable.	
Verification method	The macro is generated if a QSPI is configured; else the macro is not generated.	
Example(s)	Action	Generated output



Spi driver

QSPI0 is configured	#define SPI_QSPI0_INDEX (0)
QSPI1 is configured	#define SPI QSPI1 INDEX (1)
QSPI2 is configured	#define SPI QSPI2 INDEX (2)
QSPI3 is configured	#define SPI QSPI3 INDEX (3)
QSPI4 is configured	#define SPI QSPI4 INDEX (4)
QSPI5 is configured	#define SPI_QSPI5_INDEX (5)
QSPI0 is not configured	The macro is not generated.
QSPI1 is not configured	
QSPI2 is not configured	
QSPI3 is not configured	
QSPI4 is not configured	
QSPI5 is not configured	

1.1.36 Macro: SPI_QSPIx_HWTYPE

Table 36 SPI QSPIx HWTYPE

Table 36 SPI_QSPIx_		
Name	SPI_QSPI0_HWTYPE	
Description	Specifies if a particular QSPI is configured for Synchronous communication or Asynchronous communication	
Verification method	If a QSPI is configured	
	 If SpiLevelDelivered is set '2', the macro is generated as SPI_ASYNC_BUS or SPI_SYNC_BUS based on the 'SpiHwUnitSynchronous' configuration parameter. 	
	• If SpiLevelDelivered is set '1', the macro is generated as SPI_ASYNC_BUS.	
	 If SpiLevelDelivered is set '0', the macro is generated as SPI_SYNC_BUS. 	
	If a QSPI is not configured, macro is	not generated.
Example(s)	Action	Generated output
	SpiLevelDelivered = 2 SpiExternalDevice0/SpiHwUnit = QSPI0 SpiJob0/ SpiHwUnitSynchronous	<pre>#define SPI_QSPIO_HWTYPE (SPI_ASYNC_BUS)</pre>
	= ASYNCHRONOUS SpiLevelDelivered = 2 SpiExternalDevice0/SpiHwUnit = QSPI1 SpiJob0/ SpiHwUnitSynchronous = ASYNCHRONOUS	<pre>#define SPI_QSPI1_HWTYPE (SPI_ASYNC_BUS)</pre>
	SpiLevelDelivered = 2 SpiExternalDevice0/SpiHwUnit = QSPI0 SpiJob0/ SpiHwUnitSynchronous = ASYNCHRONOUS SpiExternalDevice1/SpiHwUnit =	<pre>#define SPI_QSPIO_HWTYPE (SPI_ASYNC_BUS) #define SPI_QSPI1_HWTYPE (SPI_SYNC_BUS)</pre>
	Spienternatbevices/Spiriwonit -	

(infineon

Spi driver

QSPI1 SpiJob1/SpiHwUnitSynchronous = SYNCHRONOUS SpiLevelDelivered = 0 SpiExternalDevice0/SpiHwUnit = QSPI0 SpiExternalDevice1/SpiHwUnit = QSPI1	<pre>#define SPI_QSPI0_HWTYPE (SPI_SYNC_BUS) #define SPI_QSPI1_HWTYPE (SPI_SYNC_BUS)</pre>
SpiLevelDelivered = 1 SpiExternalDevice0/SpiHwUnit = QSPI0 SpiExternalDevice1/SpiHwUnit = QSPI1	<pre>#define SPI_QSPI0_HWTYPE (SPI_ASYNC_BUS) #define SPI_QSPI1_HWTYPE (SPI_ASYNC_BUS)</pre>

1.1.37 Macro: SPI_DELAY_TIMEOUT

Table 37 SPI_DELAY_TIMEOUT

Name	SPI_DELAY_TIMEOUT		
Description	QSPI delay timeout value		
	Note: The macro is not user configurable.		
Verification method	The macro is generated always with value '0xFFFFFFE'.		
Example(s)	Action Generated output		
	Generate 'Spi_Cfg.h'	<pre>#define SPI_DELAY_TIMEOUT (0xFFFFFFFE)</pre>	

1.1.38 Macro: SPI_CLK_SLEEP_DISABLE

Table 38 SPI_CLK_SLEEP_DISABLE

Name	SPI_CLK_SLEEP_DISABLE		
Description	QSPI Sleep Disable.		
	Note: The macro is not user configurable.		
Verification method	The macro is generated always with value '0x00000008'.		
Example(s)	Action	Generated output	
	Generate 'Spi_Cfg.h'	<pre>#define SPI_CLK_SLEEP_DISABLE (0x00000008)</pre>	

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

1.1.39 Macro: SPI_CLK_SLEEP_ENABLE

Table 39 SPI_CLK_SLEEP_ENABLE

Name	SPI_CLK_SLEEP_ENABLE		
Description	QSPI Sleep Enable.		
	Note: The macro is not user configurable.		
Verification method	The macro is generated always with value '0'.		
Example(s)	Action Generated output		
	Generate 'Spi_Cfg.h'	<pre>#define SPI_CLK_SLEEP_ENABLE (0x00000000)</pre>	

1.1.40 Macro: SPI_JOB_DELIMITER

Table 40 SPI_JOB_DELIMITER

Name	SPI_JOB_DELIMITER		
Description	QSPI Job Delimiter used to specify the end of job processing.		
	Note: The macro is not user configurable.		
Verification method	The macro is generated always with value '0xFFFF'.		
Example(s)	Action Generated output		
	Generate 'Spi_Cfg.h'	<pre>#define SPI_JOB_DELIMITER (0xFFFF)</pre>	

1.1.41 Macro: SPI_SEQUENCE_DELIMITER

Table 41 SPI_SEQUENCE_DELIMITER

Name	SPI_SEQUENCE_DELIMITER		
Description	QSPI Sequence Delimiter used to specify the end of sequence processing.		
	Note: The macro is not user configurable.		
Verification method	The macro is generated always with value '0xFF'.		
Example(s)	Action Generated output		
	Generate 'Spi_Cfg.h'	<pre>#define SPI_SEQUENCE_DELIMITER (0xFF)</pre>	

1.1.42 Macro: SPI_CHANNEL_DELIMITER

Table 42 SPI_CHANNEL_DELIMITER

Name	SPI_CHANNEL_DELIMITER
Description	QSPI Channel Delimiter used to specify the end of Channel processing.
Description	QSPI Channel Delimiter used to specify the end of Channel processing.

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

	Note: The m	acro is not user configurable.	
Verification method	The macro is generated always with value '0xFF'.		
Example(s)	Action	Generated output	
	Generate 'Spi_Cfg.h'	<pre>#define SPI_CHANNEL_DELIMITER (0xFF)</pre>	

1.1.43 Macro: SPI_QSPI_HW_DELIMITER

Table 43 SPI_QSPI_HW_DELIMITER

Name	SPI_QSPI_HW_DELIMITER		
Description	QSPI HW Delimiter used to specify the end of QSPI HW.		
	Note: The macro is not user configurable.		
Verification method	The macro is generated always with value '0xFF'.		
Example(s)	Action	Generated output	
	Generate 'Spi_Cfg.h'	<pre>#define SPI_QSPI_HW_DELIMITER (0xFF)</pre>	

1.1.44 Macro: SPI_IB_BUFFER_SIZE_COREx

Table 44 SPI_IB_BUFFER_SIZE_COREx

Name	SPI_IB_BUFFER_SIZE_COREX		
Description	Specifies the total IB buffer size required for a core. Generation of macro always ensures that the size is word aligned.		
Verification method	If a QSPI HW is assinged to a core (Applicable in AUTOSAR 4.2.2, when QSPI HW is asynchronous): - If 'SpiChannelType= IB', the macro is genrated as sum of all the IB buffer size calculated from all the IB channels allocated to the core. - If 'SpiChannelType= EB', the macro is genrated as '0'. If a Core is not assigned with QSPI, the macro is not generated. If a QSPI HW is synchronous in case of AUTOSAR 4.2.2, then th macro is genrated as '0'. If the total buffer size calculated is more than 65535 then an error is reported.		
Example(s)	Action SpiLevelDelivered = 1 QSPI0 – Resource allocated to Core0 SpiExternalDevice0/SpiHwUnit = QSPI0 (Applicable for AUTOSAR 4.2.2 only) SpiJob0/	#define SPI_IB_BUFFER_SIZE_CORE0 (36)	



SpiHwUnitSynchronous =	
ASYNCHRONOUS	
All channels SpiChannelType = IB	
SpiChannel_0/SpiIbNBuffers =10	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiIbNBuffers =10	
SpiChannel_1/SpiDataWidth =8	
SpiChannel_2/SpiIbNBuffers =10	
SpiChannel_2/SpiDataWidth =8	
SpiLevelDelivered = 1	#define SPI IB BUFFER SIZE CORE1
SpiExternalDevice0/SpiHwUnit =	(36)
QSPI1	
QSPI1 – Resource allocated to	
Core1	
SpiJob0/ SpiHwUnitSynchronous(Applicable	
for AUTOSAR 4.2.2 only) =	
ASYNCHRONOUS	
All channels SpiChannelType = IB	
SpiChannel_0/SpiIbNBuffers =10	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiIbNBuffers =10	
SpiChannel_1/SpiDataWidth =8	
SpiChannel_2/SpiIbNBuffers =10	
SpiChannel_2/SpiDataWidth =8	
SpiLevelDelivered = 1	#define SPI_IB_BUFFER_SIZE_CORE1
SpiExternalDevice0/SpiHwUnit = QSPI0	(72)
QSPI0- Resource allocated to Core0	
SpiJob0/	
SpiHwUnitSynchronous(Applicable	
for AUTOSAR 4.2.2 only) =	
ASYNCHRONOUS	
All channels SpiChannelType = IB SpiChannel_0/SpiIbNBuffers =10	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpilbNBuffers = 10	
SpiChannel_1/SpiDataWidth =16	
SpiChannel_2/SpilbNBuffers = 10	
SpiChannel_2/SpiDataWidth = 32	
SpiLevelDelivered = 2	
SpiExternalDevice1/SpiHwUnit =	<pre>#define SPI_IB_BUFFER_SIZE_CORE0 (40)</pre>
QSPI0	#define SPI IB BUFFER SIZE CORE1
20.10	LACETINE DET TO DOLLERY DIVE COKET

32-bit TriCore™ AURIX™ TC3xx microcontroller family





Spi driver

QSPI0- Resource allocated to	(32)
Core0	
SpiJob1/ SpiHwUnitSynchronous = ASYNCHRONOUS	
SpiChannel_0/SpiIbNBuffers =10	
SpiChannel_0/SpiDataWidth =32	
SpiExternalDevice0/SpiHwUnit = QSPI1	
QSPI1- Resource Allocated to Core1	
SpiJob0/	
SpiHwUnitSynchronous(Applicable	
for AUTOSAR 4.2.2 only) =	
ASYNCHRONOUS	
SpiChannel_0/SpiIbNBuffers =10	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiIbNBuffers =10	
SpiChannel_1/SpiDataWidth =16	
SpiLevelDelivered = 1	#define SPI_IB_BUFFER_SIZE_CORE0
SpiExternalDevice0/SpiHwUnit =	(0)
QSPI0	
QSPI0- Resource allocated to	
Core0	
SpiJob0/	
SpiHwUnitSynchronous(Applicable	
for AUTOSAR 4.2.2 only) = ASYNCHRONOUS	
All channels SpiChannelType = EB	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiDataWidth =8	
SpiChannel_2/SpiDataWidth =8	
SpiLevelDelivered = 0	#define SPI_IB_BUFFER_SIZE_CORE0
SpiExternalDevice0/SpiHwUnit = QSPI0	(0)
QSPI0- Resource allocated to	
Core0	
All channels SpiChannelType = IB	
CosiClassonal O/CosiDataWialth -0	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiDataWidth =8 SpiChannel_1/SpiDataWidth =8 SpiChannel_2/SpiDataWidth =8	

1.1.45 Macro: SPI_JOB_QUEUE_LENGTH_QSPIx

Table 45 SPI_JOB_QUEUE_LENGTH_QSPIx

	 		- •	
Name	SPI	_JOB_	_QUEUE_LENGTH_QSP	Plx



Spi driver

Description	Specifies the Job queue length for a QSPI	
Verification method	If a QSPI is configured, the macro is generated based on the value of configuration parameter 'SpiJobQueueLengthQspix' else the macro is set '0'	
Example(s)	Action	Generated output
	SpiHwConfigurationQspi_0/S SpiHwConfigKernel = QSPI0	<pre>#define SPI_JOB_QUEUE_LENGTH_QSPIO (100)</pre>
	SpiJobQueueLengthQspix = 100	<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI1 (0)</pre>
	No other QSPI HW is Configured.	<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI2 (0)</pre>
		<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI3 (0)</pre>
		<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI4 (0)</pre>
		<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI5 (0)</pre>
	SpiHwConfigurationQspi_0/S SpiHwConfigKernel = QSPI1	<pre>#define SPI_JOB_QUEUE_LENGTH_QSPIO (0)</pre>
	SpiJobQueueLengthQspix = 10 No other QSPI HW is	<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI1 (10)</pre>
	Configured.	<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI2 (0)</pre>
		<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI3 (0)</pre>
		<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI4 (0)</pre>
		<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI5 (0)</pre>
	SpiHwConfigurationQspi_0/S SpiHwConfigKernel = QSPI0	<pre>#define SPI_JOB_QUEUE_LENGTH_QSPIO (10)</pre>
	SpiJobQueueLengthQspix = 10 SpiHwConfigurationQspi_1/S	<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI1 (20)</pre>
	SpiHwConfigKernel = QSPI1 SpiJobQueueLengthQspix = 20	<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI2 (0)</pre>
	No other QSPI HW is Configured.	<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI3 (0)</pre>
		<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI4 (0)</pre>
		<pre>#define SPI_JOB_QUEUE_LENGTH_QSPI5 (0)</pre>

1.1.46 Macro: SPI_QSPI_CHANNELx

Table 46 SPI_QSPI_CHANNELx

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family







Name	SPI_QSPI_CHANNELx Specifies the QSPI HW channel number. Note: The macro is not user configurable and 'x' varies from 0 to 15.		
Description			
Verification method	The macro is generated with values from 0 to 15.		
Example(s)	Action	Generated output	
	Generate 'Spi_Cfg.h'	#define SPI_QSPI_CHANNEL0 (0)	
		#define SPI_QSPI_CHANNEL1 (1)	
		<pre>#define SPI_QSPI_CHANNEL2 (2)</pre>	
		<pre>#define SPI_QSPI_CHANNEL3 (3)</pre>	
		#define SPI_QSPI_CHANNEL4 (4)	
		<pre>#define SPI_QSPI_CHANNEL5 (5)</pre>	
		<pre>#define SPI_QSPI_CHANNEL6 (6)</pre>	
		<pre>#define SPI_QSPI_CHANNEL7 (7)</pre>	
		<pre>#define SPI_QSPI_CHANNEL8 (8)</pre>	
		<pre>#define SPI_QSPI_CHANNEL9 (9)</pre>	
		#define SPI_QSPI_CHANNEL10 (10)	
		<pre>#define SPI_QSPI_CHANNEL11(11)</pre>	
		<pre>#define SPI_QSPI_CHANNEL12 (12)</pre>	
		#define SPI_QSPI_CHANNEL13 (13)	
		#define SPI_QSPI_CHANNEL14 (14)	
		<pre>#define SPI_QSPI_CHANNEL15 (15)</pre>	

Macro: SPI_NUM_IB_CHANNELS_COREx 1.1.47

Table 47 SPI_NUM_IB_CHANNELS_COREx

	<u> </u>	
Name	SPI_NUM_IB_CHANNELS_COREX	
Description	Total number of IB channels per Core.	
Verification method	If a Core is enabled, the macro is generated based on the total IB channels 'SpiChannelType= IB' falls under the core.	
	If a Core not assigned with QSPI, the macro is not generated.	
	If a core is enabled and there are no IB channels under the core, the macro is set '0'	
Example(s)	Action Generated output	
	SpiLevelDelivered = 1 QSPI0 – Resource allocated to Core0 SpiExternalDevice0/SpiHwUnit =	<pre>#define SPI_NUM_IB_CHANNELS_CORE0 (3)</pre>
	QSPI0	
	All channels SpiChannelType = IB SpiChannel_0/SpiIbNBuffers =10	

32-bit TriCore™ AURIX™ TC3xx microcontroller family



SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiIbNBuffers =10	
SpiChannel_1/SpiDataWidth =8	
SpiChannel_2/SpiIbNBuffers =10	
SpiChannel_2/SpiDataWidth =8	
SpiLevelDelivered = 1	#define SPI NUM IB CHANNELS CORE1
SpiExternalDevice0/SpiHwUnit = QSPI1	(3)
QSPI1 – Resource allocated to Core1	
All channels SpiChannelType = IB	
SpiChannel_0/SpiIbNBuffers =10	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiIbNBuffers =10	
SpiChannel_1/SpiDataWidth =8	
SpiChannel_2/SpiIbNBuffers =10	
SpiChannel_2/SpiDataWidth =8	
SpiLevelDelivered = 1	#define SPI NUM IB CHANNELS COREO
SpiExternalDevice0/SpiHwUnit = QSPI0	(3)
QSPI0- Resource allocated to Core0	
All channels SpiChannelType = IB	
SpiChannel_0/SpiIbNBuffers =10	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiIbNBuffers =10	
SpiChannel_1/SpiDataWidth =16	
SpiChannel_2/SpiIbNBuffers =10	
SpiChannel_2/SpiDataWidth =32	
SpiLevelDelivered = 2	#define SPI NUM IB CHANNELS COREO
SpiExternalDevice1/SpiHwUnit =	(1)
QSPI0	#define SPI_NUM_IB_CHANNELS_CORE1
QSPI0- Resource allocated to Core0	(2)
SpiChannel_0/SpiIbNBuffers =10	
SpiChannel_0/SpiDataWidth =32	
SpiExternalDevice0/SpiHwUnit = QSPI1	
QSPI1- Resource Allocated to	
Core1	
SpiChannel_0/SpiIbNBuffers =10	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiIbNBuffers =10	
SpiChannel_1/SpiDataWidth =16	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





Spi driver

SpiLevelDelivered = 1	#define SPI_NUM_IB_CHANNELS_CORE0
SpiExternalDevice0/SpiHwUnit =	(0)
QSPI0	
QSPI0- Resource allocated to	
Core0	
All channels SpiChannelType =	
EB	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiDataWidth =8	
SpiChannel_2/SpiDataWidth =8	

1.1.48 Macro: SPI_CORE<x>_ENABLE

Table 48 SPI_CORE<x>_ENABLE

Table 48 SPI_CORE	- <x>_ENABLE</x>		
Name	SPI_CORE <x>_ENABLE</x>		
Description	Represents the Cores which are allocated with QSPI resources.		
	Note: 'x' varies from 0	0 to 5.	
Verification method	The macro is generated as 'STD_ON' if a QSPI is assigned to a core else the macro is generated as 'STD_OFF'		
Example(s)	QSPI0 – Assigned to Core0	#define SPI_COREO_ENABLE (STD_ON)	
	Other QSPI HW is not used.	<pre>#define SPI_CORE1_ENABLE (STD_OFF)</pre>	
		<pre>#define SPI_CORE2_ENABLE (STD_OFF)</pre>	
		<pre>#define SPI_CORE3_ENABLE (STD_OFF)</pre>	
		<pre>#define SPI_CORE4_ENABLE (STD_OFF)</pre>	
		<pre>#define SPI_CORE5_ENABLE (STD_OFF)</pre>	
	QSPI0- Assigned to Core0	<pre>#define SPI_COREO_ENABLE (STD_ON)</pre>	
	QSPI1 – Assigned to Core0	<pre>#define SPI_CORE1_ENABLE (STD_OFF)</pre>	
	Other QSPI HW is not used.	<pre>#define SPI_CORE2_ENABLE (STD_OFF)</pre>	
		<pre>#define SPI_CORE3_ENABLE (STD_OFF)</pre>	
		<pre>#define SPI_CORE4_ENABLE (STD_OFF)</pre>	
		#define SPI_CORE5_ENABLE (STD_OFF)	
	QSPI0- Assigned to Core0	#define SPI_COREO_ENABLE (STD_ON)	
	QSPI1 – Assigned to Core1	<pre>#define SPI_CORE1_ENABLE (STD_ON)</pre>	
	Other QSPI HW is not used.	<pre>#define SPI_CORE2_ENABLE (STD_OFF)</pre>	
		<pre>#define SPI_CORE3_ENABLE (STD_OFF)</pre>	
		<pre>#define SPI_CORE4_ENABLE (STD_OFF)</pre>	
		#define SPI CORE5 ENABLE (STD OFF)	

1.1.49 Macro: SPI_NUM_EB_CHANNELS_COREx

Table 49 SPI_NUM_EB_CHANNELS_COREx

Name	SPI_NUM_EB_CHANNELS_COREx



Description	Total number of EB channels per Core.		
Verification method	If a Core is assigned with QSPI resources, the macro is generated based on the total EB channels 'SpiChannelType= EB' falls under the core.		
	If a Core not assigned with QSPI, th	ne macro is not generated.	
	If a core is assigned with QSPI resources and there are no EB channels under the core the macro is set '0'		
Example(s)	Action	Generated output	
	SpiLevelDelivered = 1 QSPI0 – Resource allocated to Core0 SpiExternalDevice0/SpiHwUnit = QSPI0	<pre>#define SPI_NUM_EB_CHANNELS_CORE0 (3)</pre>	
	All channels SpiChannelType = EB SpiChannel_0/SpiDataWidth =8 SpiChannel_1/SpiDataWidth =8 SpiChannel_2/SpiDataWidth =8		
	SpiLevelDelivered = 1 SpiExternalDevice0/SpiHwUnit = QSPI1 QSPI1 - Resource allocated to Core1 All channels SpiChannelType = EB SpiChannel_0/SpiDataWidth =8 SpiChannel_1/SpiDataWidth =8 SpiChannel_2/SpiDataWidth =8	<pre>#define SPI_NUM_EB_CHANNELS_CORE1 (3)</pre>	
	SpiLevelDelivered = 1 SpiExternalDevice0/SpiHwUnit = QSPI0 QSPI0- Resource allocated to Core0 All channels SpiChannelType = EB SpiChannel_0/SpiDataWidth =8 SpiChannel_1/SpiDataWidth =16 SpiChannel_2/SpiDataWidth =32 SpiLevelDelivered = 2 SpiExternalDevice1/SpiHwUnit = QSPI0	<pre>#define SPI_NUM_EB_CHANNELS_CORE0 (3) #define SPI_NUM_EB_CHANNELS_CORE0 (1) #define SPI_NUM_EB_CHANNELS_CORE1</pre>	
	QSPI0- Resource allocated to Core0 SpiChannel_0/SpiDataWidth =32 SpiExternalDevice0/SpiHwUnit =	(2)	

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

QSPI1	
QSPI1- Resource Allocated to	
Core1	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiDataWidth =16	
SpiLevelDelivered = 1	#define SPI NUM EB CHANNELS COREO
SpiExternalDevice0/SpiHwUnit =	(0)
QSPI0	
QSPI0- Resource allocated to	
Core0	
All channels SpiChannelType = IB	
SpiChannel_0/SpiDataWidth =8	
SpiChannel_1/SpiDataWidth =8	
SpiChannel_2/SpiDataWidth =8	

1.1.50 Macro: SPI_DMA_MAX_TCS_NUM_QSPI<x>

Table 50 SPI DMA MAX TCS NUM QSPI<x>

Name	SPI_DMA_MAX_TCS_NUM_QSPI <x></x>		
Description	DMA Transaction control set array size for a QSPI		
Verification method	If a QSPI is configured for Asynchronous communication, the macro is generated		
	based on the Number of channel	,	
	If QSPI is not configured for Asynchronous communication, the macro is not generated.		
Example(s)	SpiLevelDelivered = 1 SpiExternalDevice0/SpiHwUnit = QSPI0 SpiChannel_0 and SpiChannel_1 belongs to same job: SpiJob_0 SpiChannel_0/SpiDataWidth =8	<pre>#define SPI_DMA_MAX_TCS_NUM_QSPI0 (2)</pre>	
	SpiChannel_1/SpiDataWidth =8		
	SpiLevelDelivered = 1 SpiExternalDevice0/SpiHwUnit = QSPI1	<pre>#define SPI_DMA_MAX_TCS_NUM_QSPI1 (3)</pre>	
	All channels belongs to same job: SpiJob_0		
	SpiChannel_0/SpiDataWidth =8		
	SpiChannel_1/SpiDataWidth =16		
	SpiChannel_2/SpiDataWidth =32		

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

SpiLevelDelivered = 1	#define SPI_DMA_MAX_TCS_NUM_QSPI0
SpiExternalDevice0/SpiHwUnit	(2)
= QSPI0	#define SPI DMA MAX TCS NUM QSPI1
SpiChannel_0 and	(3)
SpiChannel_1 belongs to same	
job : SpiJob_0	
SpiChannel_0/SpiDataWidth	
=8	
SpiChannel_1/SpiDataWidth	
=8	
SpiLevelDelivered = 1	
SpiExternalDevice0/SpiHwUnit	
= QSPI1	
All channels belongs to same	
job: SpiJob_1	
SpiChannel_0/SpiDataWidth	
=8	
SpiChannel_1/SpiDataWidth	
=16	
SpiChannel_2/SpiDataWidth	
=32	

1.1.51 Macro: SPI_CS_VIA_HW_OR_NONE

Table 51 SPI_CS_VIA_HW_OR_NONE

Name	SPI_CS_VIA_HW_OR_NONE	
Description	QSPI chip slect line is driven by Hardware.	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '0xFFFF'.	
Example(s)	Action Generated output	
	Generate 'Spi_Cfg.h'	<pre>#define SPI_CS_VIA_HW_OR_NONE (0xFFFF)</pre>

1.1.52 Macro: SPI_PARITY_EVEN

Table 52 SPI_PARITY_EVEN

Name	SPI_PARITY_EVEN	
Description	epresents QSPI Even Parity	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '0x0'.	

MCAL Configuration Verification Manual for Spi

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

Example(s)	Action	Generated output
	Generate 'Spi_Cfg.h'	#define SPI_PARITY_EVEN (0x0)

Macro: SPI_PARITY_ODD 1.1.53

Table 53 SPI_PARITY_ODD

Name	SPI_PARITY_ODD	SPI_PARITY_ODD	
Description	Represents QSPI Odd Parity		
	Note: The macro is not user configurable.		
Verification method	The macro is generated always with value '0x1'.		
Example(s)	Action Generated output		
	Generate 'Spi_Cfg.h'	#define SPI_PARITY_ODD (0x1)	

Macro: SPI_PARITY_UNUSED 1.1.54

Table 54 SPI_PARITY_UNUSED

Name	SPI_PARITY_UNUSED		
Description	Represents QSPI Unused Parity		
	Note: The macro is not user configurable.		
Verification method	The macro is generated always with value '0x2'.		
Example(s)	Action Generated output		
	Generate 'Spi_Cfg.h'	#define SPI_PARITY_UNUSED (0x2)	

Macro: SPI_EB_CHANNEL 1.1.55

Table 55 SPI_EB_CHANNEL

Name	SPI_EB_CHANNEL		
Description	Specifies EB(External buffer) cha	Specifies EB(External buffer) channel	
	Note: The macro is not a	user configurable.	
Verification method	The macro is generated always with value '0x0'.		
Example(s)	Action	Generated output	
	Generate 'Spi_Cfg.h'	#define SPI_EB_CHANNEL (0x0)	

Macro: SPI_IB_CHANNEL 1.1.56

Table 56 SPI_IB_CHANNEL

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

Name	SPI_IB_CHANNEL		
Description	Specifies IB(Internal buffer) channel		
	Note: The macro is not t	user configurable.	
Verification method	The macro is generated always with value '0x1'.		
Example(s)	Action	Action Generated output	
	Generate 'Spi_Cfg.h'	#define SPI_IB_CHANNEL (0x1)	

1.1.57 Macro: SPI_DMA_CHNL_INVALID

Table 57 SPI_DMA_CHNL_INVALID

Name	SPI_DMA_CHNL_INVALID	
Description	Specifies Invalid DMA channel.	
	Note: The macro is not user configurable.	
Verification method	The macro is generated always with value '0xFF'.	
Example(s)	Action Generated output	
	Generate 'Spi_Cfg.h'	#define SPI_DMA_CHNL_INVALID (0xFF)

1.1.58 Macro: SpiConf_SpiSequence_<Sequence_Name>

Table 58 SpiConf_SpiSequence_<Sequence_Name>

Name	SpiConf_SpiSequence_ <sequen< th=""><th>ce_Name></th></sequen<>	ce_Name>	
Description	Symbolic name given for the seq	uence.	
	Note: <sequence_name> replaced by the 'name given for sequence' configured.</sequence_name>		
Verification method	The macro is generated with the value of Configuration parameter SpiSequenceId.		
Example(s)	Action	Generated output	
	SpiSequenceId = 0 SpiSequenceName = SpiSequence_0	<pre>#define SpiConf_SpiSequence_SpiSequence_0 (0)</pre>	
	SpiSequenceId = 1 SpiSequenceName = SpiSequence_0	<pre>#define SpiConf_SpiSequence_SpiSequence_1 (0)</pre>	
	SpiSequenceId = 4 SpiSequenceName = EEP_Test	<pre>#define SpiConf_SpiSequence_EEP_Test (4)</pre>	



Spi driver

1.1.59 Macro: SpiConf_SpiJob_<Job_Name>

Table 59 SpiConf_SpiJob_<Job_Name>

Table 33 Spicoiii_3	pisob_ 150b_Naine		
Name	SpiConf_SpiJob_ <job_name></job_name>		
Description	Symbolic name given for the Job).	
	Note: <job_name> replaced by the 'name given for job' configured.</job_name>		
Verification method	The macro is generated with the	value of Configuration parameter SpiJobId.	
Example(s)	Action	Generated output	
	SpiJobId= 0	#define SpiConf SpiJob SpiJob 0 (0)	
	SpiJobName = SpiJob_0		
	SpiJobId= 1	#define SpiConf SpiJob SpiJob 0 (1)	
	SpiJobName = SpiJob_0		
	SpiJobId= 4	#define	
	SpiJobName =	SpiConf_SpiJob_EEP_WRITE_TEST (4)	
	EEP_WRITE_TEST		

1.1.60 Macro: SpiConf_SpiChannel_<Channel_Name>

Table 60 SpiConf_SpiChannel_<Channel_Name>

Name	SpiConf_SpiChannel_ <channel_< th=""><th>_Name></th></channel_<>	_Name>
Description	Symbolic name given for the Cha	annel.
	Note: <channel_name< th=""><th>> replaced by the 'name given for channel' configured.</th></channel_name<>	> replaced by the 'name given for channel' configured.
Verification method	The macro is generated with the	value of Configuration parameter SpiChannelld.
Example(s)	Action	Generated output
	SpiChannelId= 0 SpiChannelName = SpiChannel_0	<pre>#define SpiConf_SpiChannel_SpiChannel_0 (0)</pre>
	SpiChannelId= 1 SpiChannelName = SpiChannel_0	<pre>#define SpiConf_SpiChannel_SpiChannel_0 (1)</pre>
	SpiChannelId= 4 SpiChannelName = EEP_ERASE_COMMAND	<pre>#define SpiConf_SpiChannel_EEP_ERASE_COMMAND (4)</pre>

1.1.61 Macro: SPI_SEQUENCE_COUNT_CORE<x>

Table 61 SPI_SEQUENCE_COUNT_CORE<x>

Name	SPI_SEQUENCE_COUNT_CORE <x></x>
Description	Sequence count per Core.



Verification method	The macro is generated based on	the number of sequences configured for a Core.	
Example(s)	Action	Generated output	
	Configure SpiSequence_0 as	<pre>#define SPI_SEQUENCE_COUNT_CORE0</pre>	(1)
	follows.	#define SPI_SEQUENCE_COUNT_CORE1	(0)
	Sequence has one job SpiJob_0	#define SPI_SEQUENCE_COUNT_CORE2	(0)
	SpiJob_0 drives the external device SpiExternalDevice_0	#define SPI_SEQUENCE_COUNT_CORE3	(0)
	SpiExternalDevice_0/SpiHwUint	#define SPI_SEQUENCE_COUNT_CORE4	(0)
	= QSPI0	#define SPI SEQUENCE COUNT CORES	(0)
	QSPI0 – allocated to Core0		
	No other kernels are		
	configured.		
	Configure SpiSequence_0 as	#define SPI_SEQUENCE_COUNT_CORE0	(1)
	follows.	#define SPI_SEQUENCE_COUNT_CORE1	(1)
	Sequence has one job SpiJob_0	#define SPI_SEQUENCE_COUNT_CORE2	(0)
	SpiJob_0 drives the external device SpiExternalDevice_0	#define SPI_SEQUENCE_COUNT_CORE3	(0)
	SpiExternalDevice_0/SpiHwUint	#define SPI_SEQUENCE_COUNT_CORE4	(0)
	= QSPI0	#define SPI SEQUENCE COUNT CORES	(0)
	QSPI0 – allocated to Core0		
	No other kernels are		
	configured.		
	Configure SpiSequence_1 as		
	follows.		
	Sequence has one job SpiJob_1		
	SpiJob_1 drives the external device SpiExternalDevice_1		
	SpiExternalDevice_1/SpiHwUint		
	= QSPI1		
	QSPI1 – allocated to Core1		
	Configure SpiSequence_0 as	#define SPI SEQUENCE COUNT COREO	(2)
	follows.	#define SPI SEQUENCE COUNT CORE1	(0)
	Sequence has one job SpiJob_0	#define SPI SEQUENCE COUNT CORE2	(0)
	SpiJob_0 drives the external	#define SPI SEQUENCE COUNT CORE3	(0)
	device SpiExternalDevice_0 SpiExternalDevice_0/SpiHwUint	#define SPI SEQUENCE COUNT CORE4	(0)
	= QSPI0	#define SPI SEQUENCE COUNT CORES	(0)
	QSPI0 – allocated to Core0		(-)
	No other kernels are		
	configured.		
	Configure SpiSequence_1 as follows.		
	Sequence has one job SpiJob_1		
	SpiJob_1 drives the external		



Spi driver

	rice SpiExternalDevice_1				_
	ExternalDevice_1/SpiHwUint SPI1				
QSF	PI1 – allocated to Core0				
	nfigure SpiSequence_0 as	#define	SPI_SEQUENCE	_COUNT_CORE0	(0)
	follows.	#define	SPI_SEQUENCE	_COUNT_CORE1	(2)
· · · · · · · · · · · · · · · · · · ·	juence has one job SpiJob_0	#define	SPI_SEQUENCE	COUNT_CORE2	(0)
·	Job_0 drives the external rice SpiExternalDevice_0	#define	SPI_SEQUENCE	COUNT_CORE3	(0)
Spil	ExternalDevice_0/SpiHwUint	#define	SPI_SEQUENCE	_COUNT_CORE4	(0)
= Q:	SPI0	#define	SPI_SEQUENCE	_COUNT_CORE5	(0)
QSF	PIO – allocated to Core1				
No	other kernels are				
con	figured.				
	nfigure SpiSequence_1 as ows.				
Seq	juence has one job SpiJob_1				
·	Job_1 drives the external rice SpiExternalDevice_1				
·	ExternalDevice_1/SpiHwUint SPI1				
QSF	PI1 – allocated to Core1				

1.1.62 Macro: SPI_JOB_COUNT_CORE<x>

Table 62 SPI_JOB_COUNT_CORE<x>

	COONI_CORL~X>						
Name	SPI_JOB_COUNT_CORE <x></x>						
Description	Job count per Core.						
Verification method	The macro is generated based on the number of Jobs configured for a Core.						
Example(s)	Action	Generated output					
	Configure SpiSequence_0 as	#define SPI_JOB_COUNT_CORE0 (1)					
	follows. Sequence has one job SpiJob_0 SpiJob_0 drives the external device SpiExternalDevice_0	<pre>#define SPI_JOB_COUNT_CORE1 (0)</pre>					
		<pre>#define SPI_JOB_COUNT_CORE2 (0)</pre>					
		#define SPI_JOB_COUNT_CORE3 (0)					
	SpiExternalDevice_0/SpiHwUint	<pre>#define SPI_JOB_COUNT_CORE4 (0)</pre>					
	= QSPI0	<pre>#define SPI_JOB_COUNT_CORE5 (0)</pre>					
	QSPI0 – allocated to Core0						
	No other kernels are configured.						
	Configure SpiSequence_0 as	#define SPI_JOB_COUNT_COREO (1)					
	follows.	#define SPI_JOB_COUNT_CORE1 (1)					
	Sequence has one job SpiJob_0	<pre>#define SPI_JOB_COUNT_CORE2 (0)</pre>					


32-bit TriCore™ AURIX™ TC3xx microcontroller family



SpiJob_0 drives the external	#define	: SPI	JOB	COUNT	r core3	(0)
device SpiExternalDevice_0	#define	SPI	JOB	COUNT	CORE4	(0)
SpiExternalDevice_0/SpiHwUint = QSPI0	#define	SPI	_ _JOB	COUNT	_ r_core5	(0)
QSPI0 – allocated to Core0						
No other kernels are configured.						
Configure SpiSequence_1 as follows.						
Sequence has one job SpiJob_1						
SpiJob_1 drives the external						
device SpiExternalDevice_1						
SpiExternalDevice_1/SpiHwUint = QSPI1						
QSPI1 – allocated to Core1						
Configure SpiSequence_0 as	#define	SPI	_JOB	COUNT	r_core0	(2)
follows.	#define	SPI	_JOB	_COUNT	r_core1	(0)
Sequence has one job SpiJob_0	#define	SPI	_JOB	_COUNT	CORE2	(0)
SpiJob_0 drives the external device SpiExternalDevice_0	#define	SPI	_JOB	_COUNT	r_core3	(0)
SpiExternalDevice_0/SpiHwUint	#define	SPI	_JOB	_COUNT	r_core4	(0)
= QSPI0	#define	SPI	_JOB	_COUNT	r_core5	(0)
QSPI0 – allocated to Core0						
No other kernels are configured.						
Configure SpiSequence_1 as follows.						
Sequence has one job SpiJob_1						
SpiJob_1 drives the external						
device SpiExternalDevice_1 SpiExternalDevice_1/SpiHwUint						
= QSPI1						
QSPI1 – allocated to Core0						
Configure SpiSequence_0 as	#define	SPI	JOB	COUNT	r coreo	(0)
follows.	#define	SPI	JOB	COUNT	CORE1	(2)
Sequence has one job SpiJob_0	#define	SPI	JOB	COUNT	CORE2	(0)
SpiJob_0 drives the external device SpiExternalDevice_0	#define	SPI	JOB	COUNT	CORE3	(0)
SpiExternalDevice_0/SpiHwUint	#define		_	_	_	(0)
= QSPI0	#define		_	_	_	(0)
QSPI0 – allocated to Core1			_	_	_	
No other kernels are						
configured.						
Configure SpiSequence_1 as						

RESTRICTED

MCAL Configuration Verification Manual for Spi







Spi driver

follows.	
Sequence has one job SpiJob_1	
SpiJob_1 drives the external device SpiExternalDevice_1	
SpiExternalDevice_1/SpiHwUint = QSPI1	
QSPI1 – allocated to Core1	

Macro: SPI_QSPI<x>_CORE 1.1.63

Table 63 SPI QSPI<x> CORE

Table 03 SFI_QSFI	*X^_CORE	
Name	SPI_QSPI <x>_CORE</x>	
Description	Core to which a QSPI resource is	allocated.
Verification method	The macro is generated based o	n the allocation of QSPI resource to a Core.
	The macro is not generated if a 0	QSPI is not configured.
Example(s)	Action	Generated output
	Allocate QSPI0 to Core0	#define SPI QSPI0 CORE (0)
	No other QSPI HW is	
	configured	
	Allocate QSPI0 to Core1	#define SPI QSPI0 CORE (1)
	No other QSPI HW is	
	configured	
	Allocate QSPI0 to Core0	#define SPI_QSPIO_CORE (0)
	Allocate QSPI1 to Core0	#define SPI QSPI1 CORE (0)
	No other QSPI HW is	
	configured	
	Allocate QSPI0 to Core1	#define SPI_QSPIO_CORE (1)
	Allocate QSPI1 to Core0	#define SPI QSPI1 CORE (0)
	No other QSPI HW is	
	configured	

File: Spi[_<variant>]_PBcfg.c 1.2

The generated source file contains all post-build configuration parameters. Post-build time configuration mechanism allows configurable functionality of SPI driver that is deployed as object code. The file is generated in 'src' folder.

Structure: Spi_Config[_<variant>] 1.2.1

Table 64 Spi_Config[_<variant>]

Name	Spi_Config[_ <variant>]</variant>
Туре	Spi_ConfigType
Description	Root configuration structure of SPI driver which will be used during initialization.



Spi driver

Verification method	indicates the name of the post-b	ent in Spi[_ <variant>]_PBcfg.c file. The <variant> puild variant. For a variant-aware configuration the h the variant name. For variant-unaware ed.</variant></variant>
Example(s)	Action	Generated output
- Aumpte (a)	Configure 1 QSPI to Core0 (variant-unaware)	<pre>const Spi_ConfigType Spi_Config = {</pre>
		<pre>}, SequenceLookupIndex, JobLookupIndex, ChannelLookupIndex, /*Total number of Sequence*/ 4U, /*Total number of Jobs*/ 5U, /*Total number of Channels*/ 15U, /*Sync Delay*/ 65535U };</pre>
	Configure 1 QSPI to Core0 (variant-aware. Variant name is 'Petrol')	<pre>const Spi_ConfigType Spi_Config_Petrol = {</pre>



Spi driver

```
JobLookupIndex Petrol,
 ChannelLookupIndex Petrol,
 /*Total number of Sequence*/
  /*Total number of Jobs*/
 /*Total number of Channels*/
 15U,
 /*Sync Delay*/
 65535U
};
```

Member: CoreConfigPtr[6] 1.2.1.1

Table 65 CoreC	onfigPtr[6]	
Name	CoreConfigPtr[6]	
Туре	Spi_CoreConfigType*	
Description	Array of core-specific configurat	tion.
Verification method	The generated structure member is present in the Spi_Config[_ <variant>] structure. If a Core<x> is allocated at least one QSPI HW, then the element <x> is generated as '&Spi_Config_Core<x>[_<variant>]' else 'NULL_PTR' is generated. (x in range 0 to 5).</variant></x></x></x></variant>	
Example(s)	Action	Generated output
	All the QSPI HW is allocated to Core 0 (variant-unaware)	<pre>{ &Spi_Config_Core0, NULL_PTR, NULL_PTR, NULL_PTR, NULL_PTR, NULL_PTR, NULL_PTR }</pre>
	All the QSPI HW is allocated to Core 0 (variant-aware. Variant name is 'Petrol')	<pre>{ &Spi_Config_Core0_Petrol, NULL_PTR, NULL_PTR, NULL_PTR, NULL_PTR, NULL_PTR, NULL_PTR,</pre>

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
All the QSPI HW is split between all cores except Core 0. (variant-unaware)

{

NULL_PTR,

&Spi_Config_Core1,

&Spi_Config_Core2,

&Spi_Config_Core3,

&Spi_Config_Core4,

&Spi_Config_Core5

}
```

1.2.1.2 Member: SequenceLookup

Table 66 SequenceLookup

	- water to a supplied to the s		
Name	SequenceLookup	SequenceLookup	
Туре	uint8*	uint8*	
Description	Reference for Sequence ID looku	p table.	
Verification method	For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant>		
Example(s)	Action	Generated output	
	variant-aware configuration(Variant name is 'Petrol')	SequenceLookupIndex_Petrol	
	variant-unaware configuration	SequenceLookupIndex	

1.2.1.3 Member: JobLookup

Table 67 JobLookup

Name	JobLookup	
Туре	uint16*	
Description	Reference for Job ID lookup table	e.
Verification method	For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant>	
Example(s)	Action	Generated output
	variant-aware configuration(Variant name is 'Petrol')	JobLookupIndex_Petrol
	variant-unaware configuration	JobLookupIndex

1.2.1.4 Member: ChannelLookup

Table 68 ChannelLookup

. abtc oo	C.I.d.III.C.L.O.	onap	
Name		ChannelLookup	
- C			



Spi driver

Туре	uint8*	
Description	Reference for Channel ID lookup	table.
Verification method	For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant>	
Example(s)	Action Generated output	
	variant-aware configuration(Variant name is 'Petrol')	ChannelLookupIndex_Petrol
	variant-unaware configuration	ChannelLookupIndex

1.2.1.5 Member: NoOfSequences

Table 69 NoOfSequences

<u>.</u>		
Name	NoOfSequences	
Туре	Spi_SequenceType	
Description	Total number of Sequences conf	figured.
Verification method	The value for the member is generated by counting all the configured sequences for container SpiDriver/SpiSequence.	
Example(s)	Action	Generated output
	Configure 10 sequences SpiDriver/SpiSequence/	10
	Configure 1 sequence SpiDriver/SpiSequence/	1

1.2.1.6 Member: NoOfJobs

Table 70 NoOfJobs

Name	NoOfJobs		
Туре	Spi_JobType		
Description	Total number of Jobs configured	Total number of Jobs configured.	
Verification method	The value for the member is generated by counting all the configured jobs for container SpiDriver/SpiJob.		
Example(s)	Action Generated output		
	Configure 10 jobs SpiDriver/SpiJob/	10	
	Configure 1 job SpiDriver/SpiJob/	1	

1.2.1.7 Member: NoOfChannels

Table 71 NoOfSequences

Name	NoOfChannels
Туре	Spi_ChannelType



Spi driver

Description	Total number of Channels configured.	
Verification method	The value for the member is generated by counting all the configured channels for container SpiDriver/SpiChannel.	
Example(s)	Action Generated output	
	Configure 10 channels SpiDriver/SpiChannel/	10
	Configure 1 channel SpiDriver/SpiChannel/	1

1.2.1.8 Member: SyncTimeout

Table 72 SyncTimeout

Name	SyncTimeout	
Туре	uint32	
Description	Timeout value used for Synchonrous communication.	
Verification method	The member is generated based on the value given for the configuration parameter SpiSyncTransmitTimeoutDuration.	
Example(s)	Action Generated output	
	SpiSyncTransmitTimeoutDuration = 0xFF	255
	SpiSyncTransmitTimeoutDuration = 0xFFFF	65535

1.2.2 Structure: Spi_Config_Core<x>[_<variant>]

Table 73 Spi_Config_Core<x>[_<variant>]

	.b		
Name	Spi_Config_Core <x>[_<varian< th=""><th colspan="2">Spi_Config_Core<x>[_<variant>]</variant></x></th></varian<></x>	Spi_Config_Core <x>[_<variant>]</variant></x>	
Туре	Spi_CoreConfigType	Spi_CoreConfigType	
Description	<u> </u>	Configuration structure of SPI driver for Core <x> which will be referenced in root configuration structure. (x ranges from 0 to 5)</x>	
Verification method	<variant> indicates the name configuration the structure na</variant>	The generated file has this structure if atleast one QSPI HW is assigned to Core <x>. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></x>	
Example(s)	Action	Generated output	
	Configure 1 QSPI (QSPI0) and allocate to Core0 (variant-aware and variant name = Petrol)	<pre>const Spi_CoreConfigType Spi_Config_CoreO_Petrol = { /* Sequence Configuration */ Spi_kSequenceConfig_CoreO,</pre>	
		/* Job configuration */	

Spi driver

MCAL Configuration Verification Manual for Spi





```
Spi kJobConfig CoreO,
                         /* Channel Configuration */
                         Spi kChannelConfig CoreO,
                         Spi ChannelOffsets CoreO,
                         /* QSPI Hw configuration */
                           &Spi kQspiHwConfigQSPIO,
                           NULL PTR,
                           NULL PTR,
                           NULL PTR,
                           NULL PTR,
                           NULL_PTR,
                         },
                         /* Hw Map Index */
                         /*
                         (000 QSPI not configured for core0)
                         (001 QSPI configured as Sync for
                       core0)
                         (010 QSPI configured as Async for
                       core0)
                         QSPI5 - 0
                         QSPI4 - 0
                         QSPI3 - 0
                         QSPI2 - 0
                         QSPI1 - 1
                         QSPI0 - 2
                         */
                         0x0000aU,
                         /* No. of Sequences configured */
                         4U,
                         /* No. of Jobs configured */
                         5U,
                         /* No. of Channels configured */
                         15U
                       };
Configure 1 QSPI(QSPI0) and
                       const Spi_CoreConfigType
allocate to Core0
                       Spi Config Core0 =
(variant-unaware)
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
/* Sequence Configuration */
  Spi kSequenceConfig CoreO,
  /* Job configuration */
  Spi kJobConfig CoreO,
  /* Channel Configuration */
  Spi kChannelConfig CoreO,
  Spi ChannelOffsets CoreO,
  /* QSPI Hw configuration */
    &Spi_kQspiHwConfigQSPIO,
   NULL PTR,
   NULL PTR,
   NULL PTR,
   NULL PTR,
    NULL PTR,
  },
  /* Hw Map Index */
  (000 QSPI not configured for core0)
  (001 QSPI configured as Sync for
core0)
  (010 QSPI configured as Async for
core0)
 QSPI5 - 0
  QSPI4 - 0
  QSPI3 - 0
  QSPI2 - 0
  QSPI1 - 1
  QSPI0 - 2
  */
  0x0000aU,
  /* No. of Sequences configured */
  4U,
  /* No. of Jobs configured */
  5U,
```

RESTRICTED

MCAL Configuration Verification Manual for Spi

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

/* No. of Channels configured */
15U
};

1.2.2.1 Member: SequenceConfigPtr

Table 74 SequenceConfigPtr

<u> </u>		
Name	SequenceConfigPtr	
Туре	Spi_SequenceConfigType*	
Description	Pointer to the base of array which stores the infomation of each Sequence configured to	
	Core <x>.</x>	
Verification method	The structure member is generated as Spi_kSequenceConfig_Core <x> (x ranges 0 to 5) reference to base address of array which stores the sequence information of Core <x>.</x></x>	
Example(s)	Action Generated output	
	Configure atleast 1 QSPI HW	Spi_kSequenceConfig_Core0
	to Core 0.	
	Configure atleast 1 QSPI HW	Spi kSequenceConfig Core1
	to Core 1.	

1.2.2.2 Member: JobConfigPtr

Table 75 JobConfigPtr


Name	JobConfigPtr	
Туре	Spi_JobConfigType*	
Description	Pointer to the base of array which stores the infomation of each Job configured to Core <x>.</x>	
Verification method	The structure member is generated as Spi_kJobConfig_Core <x> (x ranges 0 to 5) reference base address of array which stores the job information of Core <x>.</x></x>	
Example(s)	Action Generated output	
	Configure atleast 1 QSPI HW to Core0	Spi_kJobConfig_Core0
	Configure atleast 1 QSPI HW Spi_kJobConfig_Core1 to Core1	

1.2.2.3 Member: ChannelConfigPtr

Table 76 ChannelConfigPtr

Name	ChannelConfigPtr
Туре	Spi_ChannelConfigType*
Description	Pointer to the base of array which stores the infomation of each Channel configured to
- -	Core <x>.</x>
Verification method	The structure member is generated as Spi_kChannelConfig_Core <x> (x ranges 0 to 5)</x>

32-bit TriCore™ AURIX™ TC3xx microcontroller family





	reference base address of arra	reference base address of array which stores the channel information of Core <x>.</x>	
Example(s)	Action	Action Generated output	
	Configure atleast 1 QSPI HW to Core 0.	Spi_kChannelConfig_Core0	
	Configure atleast 1 QSPI HW to Core 1.	Spi_kChannelConfig_Core1	

1.2.2.4 Member: ChannelOffsetInfo

Table 77 ChannelOffsetInfo

Name	ChannelOffsetInfo	
Туре	Spi_CoreChannelOffsetType*	
Description	Pointer to the base of array which stores the offset infomation of each IB Channel configured to Core <x>.</x>	
Verification method	The structure member is generated as Spi_ChannelOffsets_Core <x> reference to base address of array which stores the offset information for IB channel configured to Core <x>.</x></x>	
Example(s)	Action Generated output	
	Configure atleast 1 QSPI HW to Core 0.	Spi_ChannelOffsets_CoreO
	Configure atleast 1 QSPI HW to Core 1. Spi_ChannelOffsets_Core1	

1.2.2.5 Member: QSPIHwConfigPtr[SPI_MAX_HW_UNIT]

Table 78 QSPIHwConfigPtr[SPI_MAX_HW_UNIT]

Name	QSPIHwConfigPtr[SPI_MAX_HW_UNIT]	
Туре	Spi_QspiHwConfigType	
Description	Array of QSPI HW configuration.	
Verification method	If a core is allocated with atleast one QSPI <x> resource, The member is generated with array of base addresses of Hardware configuration structure &Spi_kQspiHwConfigQSPI<x> for each configured QSPI HW to core. If a core is not allocated with QSPI<x> resource, HW configuration is generated as NULL_PTR for a QSPI<x>.</x></x></x></x>	
Example(s)	Action	Generated output
	Configure QSPI0 and QSPI1 Allocate both QSPI0 and QSPI1 to CORE0	{ &Spi_kQspiHwConfigQSPI0,

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
Configure QSPI0
                          Member in Spi Config CoreO looks
                          like
Allocate QSPI0 to CORE0
                          {
Configure QSPI1
Allocate QSPI1 to CORE1
                              &Spi_kQspiHwConfigQSPIO,
                              &NULL_PTR,
                              NULL PTR,
                              NULL PTR,
                              NULL PTR,
                              NULL PTR,
                            }
                          Member in Spi Config Corel looks
                          like
                              NULL PTR,
                              &Spi kQspiHwConfigQSPI1,
                              NULL PTR,
                              NULL PTR,
                              NULL PTR,
                              NULL PTR,
                            }
```

1.2.2.6 Member: QSPIHwMap

Table 79 QSPIHwMap

Table 19 QSPINWM	ріе 19 — Дэнінмиар		
Name	QSPIHwMap		
Туре	Spi_QSPIHwMapConfigType		
Description	Indicates the communication mode for each QSPI if configured.		
Verification method	The member is shared by all QSPI HW.		
	(bit2-bit0 for QSPI0,		
	bit5-bit3 for QSPI1,	1,	
	bit8-bit6 for QSPI2,		
	bit11-bit9 for QSPI3,		
	bit14-bit12 for QSPI4,		
	bit17-bit15 for QSPI5)		
	The representation of 3 bits is as follows.		
	(0x0 - QSPI is not configured for the core)		
	(0x1 - QSPI is configured as synchronous for the core)		
	(0x2 - QSPI is configured as Asynchronous for the core)		
Example(s)	Action	Generated output	

RESTRICTED

MCAL Configuration Verification Manual for Spi

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

Configure QSPI0 for Asynchornous communication and Assign to Core0	0x00002
Configure QSPI0 for synchornous communication and Assign to Core1	0x00001
Configure QSPI0 for synchornous communication and Assign to Core0	0x00011
Configure QSPI1 for Asynchornous communication and Assign to Core0	

Member: NoOfSequences 1.2.2.7

ble 80 NoOfSequences		
Name	NoOfSequences	
Туре	Spi_SequenceType	
Description	Number of sequences mapped to	core.
Verification method	The member is generated based Mapping of Sequences/jobs/charmethodology. Identify the QSPI HW assi ResourceMMcalConfig/Re Example: QSPI0 and QSP Identify the external deviabove step. Example: SpiDriver/SpiExternal SpiDriver/SpiExternal SpiDriver/SpiExternal SpiDriver/SpiExternal SpiDriver/SpiExternal Device_0 and SpiDriver/SpiDriver/SpiExternal Device_0 and SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver/SpiDriver	on the number of sequences mapped to a core. Innels to a core is based on the following Igned to core. Resource allocation is done in PesourceMMcalConfig_0/ResourceMMcalCore. It are assigned to Core0. It are assigned to Core0. It are using the QSPI HW assigned to core in InternalDevice/SpiExternalDevice_0 is using QSPI0 InternalDevice /SpiExternalDevice_1 is using QSPI1. Inter driving these external devices. Interpretation of the property o
Example(s)	Action	Generated output

10

Configure 10 sequences.

RESTRICTED

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

all sequences are mapped to a single core (Example: Core0)	
Configure 1 sequence.	1
all sequences are mapped to a	
single core (Example: Core1)	

1.2.2.8 Member: NoOfJobs

Table 81 NoOfJobs

Table 81 NOOTJOBS		
Name	NoOfJobs	
Туре	Spi_JobType	
Description	Number of jobs mapped to core.	
Verification method	The member is generated based Mapping of Sequences/jobs/charmethodology. Identify the QSPI HW assist ResourceMMcalConfig/ResourceMMcalConfig/ResourceMMcalConfig/ResourceMMcalConfig/ResourceMMcalConfig/ResourceMMcalConfig/ResourceMMcalConfig/ResourceMMcalConfig/ResourceMcalConfi	ces which are using the QSPI HW assigned to core in externalDevice /SpiExternalDevice_0 is using QSPI0 alDevice /SpiExternalDevice_1 is using QSPI1. are driving these external devices. ab/SpiJob_0 is driving SpiDriver/SpiExternalDevice / SpiDriver/SpiJob /SpiJob_1 is driving vice /SpiExternalDevice_1. SpiDriver/SpiJob annels and Spi/SpiJob_1 contains 2 channels. to a specific sequence using
Example(s)	Action	Generated output
	Configure 10 jobs. all jobs are mapped to a single core (Example: Core0)	10
	Configure 1 job. all jobs are mapped to a single core (Example: Core1)	1

1.2.2.9 Member: NoOfChannels

Table 82 NoOfChannels



Spi driver

Name	NoOfChannels	NoOfChannels	
Туре	Spi_ChannelType		
Description	Number of channels mapped to core.		
Verification method	The member is generated based Mapping of Sequences/jobs/cha methodology. Identify the QSPI HW ass ResourceMMcalConfig/R Example: QSPI0 and QSF Identify the external devabove step. Example: SpiDriver/SpiE and SpiDriver/SpiE and SpiDriver/SpiExternal Device_0 and SpiDriver/SpiJ SpiExternalDevice_0 and SpiDriver/SpiExternalDevice_0 and SpiDriver/SpiExternalDevice_0 and SpiJob_0 contains 4 challenged in the Jobs belong SpiSequence_0/SpiJobA Example: SpiJob_0 below Spi_Sequence_1 "So total number of sequence_1"	on the number of channels mapped to a core. Innels to a core is based on the following igned to core. Resource allocation is done in esourceMMcalConfig_0/ResourceMMcalCore. PI1 are assigned to Core0. ices which are using the QSPI HW assigned to core in externalDevice / SpiExternalDevice_0 is using QSPI0 alDevice /SpiExternalDevice_1 is using QSPI1. are driving these external devices. bb /SpiJob_0 is driving SpiDriver/SpiExternalDevice / I SpiDriver/SpiJob /SpiJob_1 is driving evice /SpiExternalDevice_1. SpiDriver/SpiJob annels and Spi/SpiJob_1 contains 2 channels. to a specific sequence using	
Example(s)	Action	Generated output	
	Configure 10 channels. all channels are mapped to a single core (Example: Core0) Configure 1 channel. all channels are mapped to a single core (Example: Core1)	10	

1.2.3 Structure: Spi_kSequenceConfig_Core<x>

Table 83 Spi_kSequenceConfig_Core<x>

Name	Spi_kSequenceConfig_Core-	Spi_kSequenceConfig_Core <x></x>	
Туре	Spi_SequenceConfigType	Spi_SequenceConfigType	
Description	<u> </u>	Configuration structure of SPI driver for all Sequences belonging to Core <x> which will be referenced in core specific configuration structure. (x ranges from 0 to 5)</x>	
Verification method	The generated file has this st	The generated file has this structure if atleast one sequence is assigned to Core <x>.</x>	
Example(s)	Action	Action Generated output	
	Configure 1 sequence for QSPI0	static const Spi_SequenceConfigType	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
Spi kSequenceConfig Core0[] =
Allocate QSPI0 to Core0
                      {
                       /* Asynchronous Sequence[s] on QSPIO */
                      /* Sequence:SpiSequence 0 */
                         SpiConf SpiSequence SpiSequence 0,
                         /* Notification function */
                         &EEp Test Notification 0,
                         /* Job linked list */
                      SpiSequence O JobLinkPtr Physical,
                      /* Seq linked list, with jobs shared */
                      SpiSequence 0 SeqSharePtr,
                      /* No. of jobs in Seq */
                        2U,
                      /* Seq Interruptible or not */
                        SPI SEQ INT TRUE,
                      /* Hw Module Used (b000001)*/
                        0x01U,
                      /* Sync sequence = 0x00 or Async
                      sequence = 0x01 */
                        0x01U
                       }
```

1.2.3.1 Member: Sequenceld

Table 84 SequenceId

Name	SequenceId	Sequenceld	
Туре	Spi_SequenceType		
Description	Indicates the Sequence ID.		
	Note: Refer section 1.1.72 for more information.		
Verification method	The member is generated based on the Symbolic name given for the sequence. SpiConf_SpiSequence_ <symbolicnameofsequence></symbolicnameofsequence>		
Example(s)	Action Generated output		
	SpiDriver/SpiSequence = SpiSequence_0	SpiConf_SpiSequence_SpiSequence_0	
	SpiDriver /SpiSequence = EEP_TEST	SpiConf_SpiSequence_EEP_TEST	



Spi driver

1.2.3.2 Member: SeqNotification

Table 85 SegNotification

able 85 Sequotification		
Name	SeqNotification	
Туре	Spi_SeqEndNotification	
Description	Pointer to the callback function	ns configured by the user.
Verification method	If SpiLevelDelivered = 1 or 2 and notification container(SpiSequence/ SpiSeqEndNotification) has a valid node, The structure member is generated with function name or address configured in the configuration parameter SpiSeqEndNotification if configured, otherwise the member is generated as NULL_PTR. If SpiLevelDelivered = 0, the member is not generated.	
Example(s)	Action Generated output	
	Configure SpiSeqEndNotification = 23245	0x00005acd
	Configure SpiSeqEndNotification = NULL_PTR.	NULL_PTR
	Don't configure the SpiSeqEndNotification	NULL_PTR
	Configure SpiSeqEndNotification = EEp_Test_Notification_0	&EEp_Test_Notification_0

1.2.3.3 Member: JobLinkPtrPhysical

Table 86 JobLinkPtrPhysical

Name	JobLinkPtrPhysical		
Туре	Spi_JobType*	Spi_JobType*	
Description	Pointer to the base of array wh	ich stores the linked jobs for a sequence.	
Verification method	The structure member is gener	ated as <spi spisequencename="">_ JobLinkPtr_Physical.</spi>	
	Note: <spi spisequencename=""> represents the symbolic name given for a sequence.</spi>		
Example(s)	Action Generated output		
	Configure a Sequence Spi/SpiSequence= SpiSequence_0	SpiSequence_0_JobLinkPtr_Physical	
	Configure a Sequence Spi/SpiSequence= EEP_TEST	EEP_TEST_JobLinkPtr_Physical	

1.2.3.4 Member: SeqSharePtr

Table 87 SeqSharePtr

infineon

Spi driver

Name	SeqSharePtr	
Туре	uint8*	
Description	Pointer to the base of array which stores the sequence ID's with which the current sequence is sharing the jobs.	
Verification method	If SpiLevelDelivered configuration parameter is '0' then the member is not generated. Else the structure member is generated as <spi spisequencename="">_ SeqSharePtr . Note: <spi spisequencename=""> represents the symbolic name given for a sequence.</spi></spi>	
Example(s)	Action	Generated output
	Configure a Sequence Spi/SpiSequence= SpiSequence_0	SpiSequence_0_SeqSharePtr
	Configure a Sequence Spi/SpiSequence= EEP_TEST	EEP_TEST_SeqSharePtr

1.2.3.5 Member: NoOfJobInSeq

Table 88 NoOfJobinSeq

	-		
Name	NoOfJobInSeq	NoOfJobInSeq	
Туре	uint16		
Description	Indicates numbers of jobs ass	Indicates numbers of jobs assigned for a sequence.	
Verification method	The member is generated by counting the jobs listed under 'Spi/SpiSequence/SpiJobAssignment' for a sequence		
Example(s)	Action Generated output		
	Configure SpiSequence_0 with 10 jobs	10	
	Configure SpiSequence_0 with 5 jobs	5	

1.2.3.6 Member: SeqInterruptible

Table 89 SeqInterruptible

Name	SeqInterruptible		
Туре	uint8		
Description	Indicates whether a sequence i	Indicates whether a sequence is interruptiable or non-interruptiable.	
Verification method	If SpiLevelDelivered configuration parameter is '0' then the member is not generated. If SpiLevelDelivered configuration parameter is '1 or 2' and SpiInterruptibleSeqAllowed configuration parameter is 'false', then the member is not generated. Otherwise the member is generated as 'SPI_SEQ_INT_TRUE' if SpiInterruptibleSequence = true, else the member is generated as 'SPI_SEQ_INT_FALSE' if SpiInterruptibleSequence= false		
Example(s)	Action	Generated output	
	SpiLevelDelivered = 0	Member is not generated	

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Spi driver

SpiLevelDelivered = 1 or 2 SpiInterruptibleSeqAllowed =	Member is not generated
false	
SpiLevelDelivered = 1 or 2	SPI SEQ INT TRUE
SpiInterruptibleSeqAllowed =	
true	
SpiInterruptibleSequence =	
true	
SpiLevelDelivered = 1 or 2	SPI SEQ INT FALSE
SpiInterruptibleSeqAllowed =	
true	
SpiInterruptibleSequence =	
false	

1.2.3.7 Member: HwModuleUsed

Table 90 HwModuleUsed

Name	HwModuleUsed	
Туре	uint8	
Description	Indicates which QSPI HW module is used for transmitting the sequence.	
Verification method	This member is shared by all QSPI HW kernels.	
	bit0 is used to represent QSPI0 bit1 is used to represent QSPI1	
	bit2 is used to represent QSPI2	
	bit3 is used to represent QSPI3	
	bit4 is used to represent QSPI4	
	bit5 is used to represent QSPI5	
		transmission then the macro is generated with a value
	where that particular bit is set.	
Example(s)	Action	Generated output
	SpiSequence_0 uses QSPI0	0x01
	for transmission	
	SpiSequence_0 uses QSPI1	0x02
	for transmission	
	SpiSequence_0 uses QSPI2	0x04
	for transmission	
SpiSequence_0 uses QSPI3 0x08		
		0x08
	for transmission	0x08
	for transmission SpiSequence_0 uses QSPI4	0x08 0x10
	for transmission	
	for transmission SpiSequence_0 uses QSPI4	

1.2.3.8 Member: u8Comm

Table 91 u8Comm

. abte 51	
Name	u8Comm



Spi driver

Туре	uint8		
Description	Indicates whether a sequence is synchronous or asynchronous.		
Verification method	The member is generated based on the Synchronous or asynchronous jobs assigned to the sequence. If all Synchronous jobs assigned to sequence then the member is generated as '0x0' If all Asynchronous jobs assigned to sequence then the member is generated as '0x1'		
Example(s)	Action	Generated output	
	SpiLevelDelivered = 0 Create a Sequence (SpiDriver/SpiSequence/SpiSequence_0) and assign with all synchronous jobs.	0x0	
	SpiLevelDelivered = 1 Create a Sequence (SpiDriver/SpiSequence/SpiSequence_0) and assign with all Asynchronous jobs.	0x1	
	SpiLevelDelivered = 2 Create a Sequence (SpiDriver/SpiSequence/SpiSequence_0) and assign with all synchronous jobs.	0×0	
	SpiLevelDelivered = 2 Create a Sequence (SpiDriver/SpiSequence/SpiSequence_0) and assign with all Asynchronous jobs.	0x1	

1.2.4 Structure: Spi_kJobConfig_Core<x>

Table 92 Spi_kJobConfig_Core<x>

Name	Spi_kJobConfig_Core <x></x>	
Туре	Spi_JobConfigType	
Description	Configuration structure of SPI driver for all jobs belonging to Core <x> which will be referenced in core specific configuration structure. (x ranges from 0 to 5)</x>	
Verification method	The generated file has this structure if atleast one Job is assigned to Core <x>.</x>	
Example(s)	Example(s) Action Generated output	
	Configure atleast 1 job for QSPI0 Allocate QSPI0 to Core0	<pre>static const Spi_JobConfigType Spi_kJobConfig_Core0[] = { /* Asynchronous Job[s] on QSPIO */ /* Job:SpiJob_0 */ { SpiConf_SpiJob_SpiJob_0, &Job_Notif_0, /* Notification function */ Spi_BaudRateAndClockParam(/* Baudrate = 2.0E7Hz */</pre>

(infineon

Table of contents

```
(0x00U), (0x00U), /* TQ , LoopBack*/
     (0x01U), (0x00U),/* Q , A */
     (0x00U), (0x01U), /* B , C */
     (0x01U), (0x00U),/* CPH , CPOL */
     (0x00U) /* PAREN */
    ),
    Spi IdleLeadTrailParam(
     (1U), (1U), /* IPRE, IDLE: IdleA/B
delay = 1.0E-7s */
     (1U), (1U), /* LPRE, LEAD: Lead
delay = 1.0E-7s */
     (1U), (1U),/* TPRE, TRAIL: Trail
delay = 1.0E-7s */
    (1U)
    ),
    SpiJob O ChannelLinkPtr Physical, /*
Channel linked list Physical*/
    SPI CS VIA HW OR NONE, /*
CS VIA HW */
    (uint8)1U, /* Job Priority : 0...3*/
    (uint8)STD LOW, /* CS polarity */
    /* Chnl[bit:7:4], QSPI[3:0] */
    (uint8) ((SPI QSPI CHANNEL0 <<</pre>
4U) | SPI QSPIO INDEX),
    SPI_PARITY_UNUSED,/* Parity support
    (OU) /*Frame based CS is disabled*/
  }
```

1.2.4.1 Member: Jobid

Table 93 Jobid

Name	Jobid		
Туре	Spi_JobType		
Description	Indicates the Job ID.		
	Note: Refer section 1.1.73 for more information.		
Verification method	The member is generated based on the Symbolic name given for the job.		
	SpiConf_SpiJob_ <symbolicnameofjob></symbolicnameofjob>		
Example(s)	Action Generated output		

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

Spi/SpiJob = SpiJob_0	SpiConf_SpiJob_SpiJob_0
Spi/SpiJob = EEP_TEST	SpiConf_SpiJob_EEP_TEST

1.2.4.2 Member: JobNotification

Table 94 JobNotification

Table 94 Jobnotti	ication	
Name	JobNotification	
Туре	Spi_JobEndNotification	
Description	Pointer to the callback functions configured by the user.	
Verification method	If SpiLevelDelivered = 1 or 2 and notification container(SpiJob/ SpiJobEndNotification) has a valid node, The structure member is generated with function name or address configured in the configuration parameter SpiJobEndNotification if configured, otherwise the member is generated as NULL_PTR. If SpiLevelDelivered = 0, the member is not generated.	
Example(s)	Action	Generated output
	Configure SpiJobEndNotification = 23245	0x00005acd
	Configure SpiJobEndNotification = NULL_PTR.	NULL_PTR
	Don't configure the SpiJobEndNotification	NULL_PTR
	Configure SpiJobEndNotification = EEp_Test_Notification_0	&EEp_Test_Notification_0

1.2.4.3 Member: BaudRateAndClockParam

Table 95 BaudRateAndClockParam

Name	Spi_BaudRateAndClockParam
Туре	uint32
Description	Indicates the baudrate and sampling parameter configuration for job transmission.
Verification method	The member is generated based on the evaluation of MACRO Spi_BaudRateAndClockParam(TQ,LB,Q,A,B,C,CPH,CPOL,PAREN). If configuration parameter SpiAutoCalcBaudParams = true then the inputs to the macro TQ,Q,A,B,C are calaculated using the configuration parameter SpiBaudrate, else the inputs ared derived from the configuration parameters as mentioned below. TQ- Value derived from configuration parameter SpiBaudrateParams/SpiBaudParamQ Q- Value derived from configuration parameter SpiBaudrateParams/SpiBaudParamQ A- Value derived from configuration parameter SpiBaudrateParams/SpiBaudParamA
	B- Value derived from configuration parameter SpiBaudrateParams/ SpiBaudParamB C- Value derived from configuration parameter SpiBaudrateParams/ SpiBaudParamC Other inputs are derived as follows irrespective of the state of SpiAutoCalcBaudParams.

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

LB- Value is set to '1' If configuration parameter SpiInternalLoopBackSupport = true, else the value is set to '0'

CPH- value is set to '0' if configuration parameter SpiDataShiftEdge = TRAILING, else the value is set to '1'.

CPOL- value is set to '0' if configuration parameter SpiShiftClockIdleLevel = LOW, else the value is set to '1'.

PAREN- value is set to '0' if configuration parameter SpiParitySupport = UNUSED, else the value is set to '1'

The definition of the macro is as follows.

Example(s)

Action	Generated output
SpiAutoCalcBaudParams = true SpiBaudrate = 640000 SpiInternalLoopBackSupport = true	Spi_BaudRateAndClockParam(/* Baudrate = 640000.0Hz */
SpiParitySupport = UNUSED	(0x18U), (0x01U),/* TQ , LoopBack*/
SpiDataShiftEdge = TRAILING	(0x00U), (0x02U), /* Q , A */
SpiShiftClockIdleLevel = LOW	(0x01U), (0x01U), /* B , C */
	(0x00U), (0x00U), /* CPH , CPOL*/
	(0x00U) /* PAREN */
)
SpiAutoCalcBaudParams = true SpiBaudrate = 640000	<pre>Spi_BaudRateAndClockParam(/* Baudrate = 640000.0Hz */</pre>
SpiInternalLoopBackSupport = false SpiParitySupport = EVEN	(0x18U), (0x00U), /* TQ , LoopBack */
SpiDataShiftEdge = LEADING SpiShiftClockIdleLevel = HIGH	(0x00U), (0x02U), /* Q , A */
Spisimetockidiczevet Thorr	(0x01U), (0x01U), /* B , C */
	(0x01U), (0x01U), /* CPH , CPOL */
	(0x01u) /* PAREN */
)
SpiAutoCalcBaudParams = false SpiBaudrateParams/SpiBaudParamTQ	Spi_BaudRateAndClockParam(/* Baudrate = 808080.808080808Hz */
= 2 SpiBaudrateParams/SpiBaudParamQ = 10	(0x02U), (0x01U), /* TQ , LoopBack */
SpiBaudrateParams/SpiBaudParamA	(0x0aU), (0x01U), /* Q , A */
= 1	(0x00U), (0x01U), /* B , C */
SpiBaudrateParams/SpiBaudParamB	(0x00U), (0x00U), /* CPH , CPOL */
= 0	(0x00U) /* PAREN */

SpiBaudrateParams/SpiBaudParamC

32-bit TriCore™ AURIX™ TC3xx microcontroller family






```
= 1
SpiInternalLoopBackSupport = true
SpiParitySupport = UNUSED
SpiDataShiftEdge = TRAILING
SpiShiftClockIdleLevel = LOW
SpiAutoCalcBaudParams = false
                                 Spi BaudRateAndClockParam( /*
SpiBaudrateParams/SpiBaudParamTQ
                                 Baudrate = 808080.808080808Hz */
                                   (0x02U), (0x00U), /* TQ , LoopBack
SpiBaudrateParams/SpiBaudParamQ
= 10
                                   (0x0aU), (0x01U), /*
                                                                          */
SpiBaudrateParams/SpiBaudParamA
                                   (0x00U), (0x01U), /*
                                                                          */
SpiBaudrateParams/SpiBaudParamB
                                   (0x01U), (0x01U), /* CPH , CPOL */
= 0
                                   (0x01U) /* PAREN
                                                                */
SpiBaudrateParams/SpiBaudParamC
SpiInternalLoopBackSupport = true
SpiParitySupport = UNUSED
SpiDataShiftEdge = TRAILING
SpiShiftClockIdleLevel = LOW
```

1.2.4.4 Member: IdleLeadTrailDelay

Table 96 IdleLeadTrailDelay

Name	IdleLeadTrailDelay		
Туре	uint32		
Description	Indicates the frame delay configuration for job transmission.		
Description Verification method	Indicates the frame delay configuration for job transmission. The member is generated based on the evaluation of MACRO Spi_IdleLeadTrailParam (IPRE, IDLE, LPRE, LEAD, TPRE, TRAIL, PARTYP). The inputs (IPRE, IDLE, LPRE, LEAD, TPRE,TRAIL) to the macro vary based on the following conditions. Condition 1: When configuration parameter SpiEnableCs is set to 'true', and SpiCsSelection = CS_VIA_GPIO. Condition 2: When Condition-1 fails and If configuration parameter SpiAutoCalcDelayParams = true then the inputs to the macro are derived as follows. IPRE and IDLE are derived using the configuration parameter SpiIdleTime. LPRE and LEAD are derived using the configuration parameter SpiTimeClk2Cs. TPRE and TRAILare derived using the configuration parameter SpiTrailingTime. Condition 3: When Condition 1 fails and if Configuration parameter		
	SpiAutoCalcDelayParams = false then the inputs to the macro are as follows.		
	 IPRE and IDLE are derived using the configuration parameter SpiDelayParamIdlePre, SpiDelayParamIdleLength repectively. LPRE and LEAD are derived using the configuration parameter SpiDelayParamLeadPre, SpiDelayParamLeadLength respectively. TPRE and TRAILare derived using the configuration parameter SpiDelayParamTrailPre, SpiDelayParamTrailLength respectively. 		

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
PARTYP: input is set to '0' if configuration parameter SpiParitySupport = ODD else,
                    input is set to '1'
                    #define Spi_IdleLeadTrailParam(IPRE,IDLE,LPRE,LEAD,TPRE,TRAIL,PARTYP)
                            (uint32)(
                             ((uint32)IPRE << 1U) | ((uint32)IDLE << 4U) |
                             ((uint32)LPRE << 7U) | ((uint32)LEAD << 10U) |
                             ((uint32)TPRE << 13U) | ((uint32)TRAIL << 16U) |
                             ((uint32)PARTYP << 19U)
Example(s)
                    Action
                                               Generated output
                    When condition 1 is satisfied
                                               Spi IdleLeadTrailParam(
                    SpiEnableCs = true
                                               (1U), (1U), /* IPRE, IDLE:
                                                                                  IdleA/B
                    SpiCsSelection =
                                               delay = 1.0E-7s */
                    CS_VIA_GPIO
                                               (1U), (1U), /* LPRE, LEAD:
                                                                                  Lead delay
                    SpiParitySupport = ODD
                                               = 1.0E-7s */
                                               (1U), (1U), /* TPRE, TRAIL: Trail delay
                                               = 1.0E-7s */
                                               (UU)
                    When Condition 2 is satisfied
                                               Spi IdleLeadTrailParam(
                    SpiEnableCs = true
                                                (OU), (2U), /* IPRE, IDLE:
                                                                                   IdleA/B
                    SpiAutoCalcDelayParams =
                                               delay = 4.0E-8s */
                    true
                                                (1U), (1U), /* LPRE, LEAD:
                                                                                   Lead delay
                    SpiCsSelection =
                                                 1.0E-7s */
                    CS_VIA_PERIPHERAL_ENGINE
                                                (OU), (2U),/* TPRE, TRAIL: Trail delay
                    SpiIdleTime = 4.0E-8
                                               = 4.0E-8s */
                    SpiTrailingTime = 4.0E-8
                    SpiTimeClk2Cs=1.0E-7
                                                (UU)
                    SpiParitySupport = ODD
                    When Condition 3 is satisfied
                                               Spi IdleLeadTrailParam(
                    SpiAutoCalcDelayParams =
                                                 (OU), (1U), /* IPRE, IDLE:
                                                                                   IdleA/B
                    false
                                               delay = 1.0E-7s */
                    SpiEnableCs = true
                                                (OU), (7U), /* LPRE, LEAD:
                                                                                  Lead delay
                    SpiCsSelection =
                                               = 1.0E-7s */
                    CS_VIA_PERIPHERAL_ENGINE
                                                (0U), (5U),/* TPRE, TRAIL: Trail delay
                    SpiIdleTime = 4.0E-8
                                               = 1.0E-7s */
                    SpiTrailingTime = 4.0E-8
                    SpiTimeClk2Cs=1.0E-7
                                                 (1U)
                    SpiParitySupport = EVEN
                    SpiDelayParamTrailPre = 0
                    SpiDelayParamTrailLength =
                    7
                    SpiDelayParamIdlePre = 0
                    SpiDelayParamIdleLength = 1
                    SpiDelayParamLeadPre= 0
                    SpiDelayParamLeadLength=7
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

1.2.4.5 Member: ChnlLinkPtrPhysical

Table 97 ChnlLinkPtrPhysical

Name	ChnlLinkPtrPhysical		
Туре	Spi_ChannelType*		
Description	Pointer to the base of array which stores the linked channels for a job.		
Verification method	The structure member is generated as <spi spijobname="">_ ChannelLinkPtr_Physical.</spi>		
	Note: <spi spijobname=""> represents the symbolic name given for a job.</spi>		
=			
Example(s)	Action	Generated output	
Example(s)	Action Configure a Job Spi/SpiJob= SpiJob_0		

1.2.4.6 Member: CSPortPin

Table 98 CSPortPin

Table 36 CSFOITFI	able 50 C5F OF FILE		
Name	CSPortPin		
Туре	uint16		
Description	Represents Chip Select PortPir	and port information.	
Verification method	If configuration parameter SpiEnableCs = true and SpiCsSelection = CS_VIA_PERIPHERAL_ENGINE then the member is generated as 'SPI_CS_VIA_HW_OR_NONE. If configuration parameter SpiEnableCs = true and SpiCsSelection = CS_VIA_GPIO then the member is generated as ((SpiCsGpio/SpiCsGpioPortSelection << 4) (SpiCsGpio/SpiCsGpioPinSelection)) Bit representation of member is as follows. [bit3-bit0]: Specifies Port pin information. Range: [00xF] [bit15-bit4]: Specifies Port information. Range: [00xFFF] If configuration parameter SpiEnableCs = false then the member is generated as 'SPI_CS_VIA_HW_OR_NONE'		
Example(s)	Action	Generated output	
	SpiEnableCs = false	SPI_CS_VIA_HW_OR_NONE	
	SpiEnableCs = true SpiCsSelection = CS_VIA_GPIO SpiCsGpioPortSelection = 2 SpiCsGpioPinSelection = 1	((2U << 4U) (1U)), /* CS_VIA_GPIO */	
	SpiEnableCs = true SpiCsSelection = SPI_CS_VIA_HW_OR_NONE'	SPI_CS_VIA_HW_OR_NONE	
C		1 (OF	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





1.2.4.7 Member: JobPriority

Table 99 JobPriority

Name	JobPriority	
Туре	uint8	
Description	Represents Job Priority ranging from 0 (Lowest) to 3 (Highest)	
Verification method	The member is generated based on the value assigned to the configuration parameter SpiJobPriority.	
Example(s)	Action	Generated output
	SpiJob/SpiJob_0/SpiJobPriority = 0	0
	SpiJob/SpiJob_0/SpiJobPriority = 1	1
	SpiJob/SpiJob_0/SpiJobPriority = 3	3

1.2.4.8 Member: CsPolarity

Table 100 CsPolarity

	•	
Name	CsPolarity	
Туре	uint8	
Description	Represents the Chip select polarity	
Verification method	The member is generated based on the value assigned to the configuration parameter SpiCsPolarity.	
Example(s)	Action Generated output	
	SpiExternalDevice_0/ SpiCsPolarity = LOW	STD_LOW
	SpiExternalDevice_0/ SpiCsPolarity = HIGH	STD_HIGH

1.2.4.9 Member: HwUnit

Table 101 HwUnit

Name	HwUnit	
Туре	Spi_HWUnitType	
Description	Represents the QSPI module and Hw Channel information	
Verification method	The member is generated using the configuration parameters SpiCsIdentifier and SpiHwUnit as (SPI_QSPI_[< SpiCsIdentifier>] <<4 SPI_[< SpiHwUnit>]_INDEX Bit representation of member is as follows. Range: [05] 0: QSPI0 1: QSPI1 2: QSPI2 3:QSPI3 4:QSPI4	

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

	5:QSPI5 [bit7 - bit4]: Specifies the QSPI HW channel used. Range: [00xF]	
Example(s)	Action	Generated output
	SpiCsIdentifier = CHANNEL0 SpiHwUnit = QSPI0	((SPI_QSPI_CHANNEL0 << 4U) SPI_QSPI0_INDEX)
	SpiCsIdentifier = CHANNEL1 SpiHwUnit = QSPI0	((SPI_QSPI_CHANNEL1 << 4U) SPI_QSPI0_INDEX)
	SpiCsIdentifier = CHANNEL1 SpiHwUnit = QSPI1	((SPI_QSPI_CHANNEL1 << 4U) SPI_QSPI1_INDEX)
	SpiCsIdentifier = CHANNEL15 SpiHwUnit = QSPI5	((SPI_QSPI_CHANNEL15 << 4U) SPI_QSPI5_INDEX)

1.2.4.10 Member: ParitySupport

Table 102 JobPriority

able 102 3001 Hority		
Name	ParitySupport	
Туре	uint8	
Description	Indicates the Parity used.	
Verification method	The member is generated based on the value assigned to the configuration parameter SpiParitySupport as SPI_PARITY_[< SpiParitySupport >]	
Example(s)	Action Generated output	
	SpiParitySupport = EVEN	SPI_PARITY_EVEN
	SpiParitySupport = ODD	SPI_PARITY_ODD
	SpiParitySupport = UNUSED	SPI_PARITY_UNUSED

1.2.4.11 Member: FramebasedCs

Table 103 FramebasedCs

Name	FramebasedCs	
Туре	uint8	
Description	Indicates whether to toggle the CS after every frame transmission or not.	
Verification method	The member is generated as '1' if SpiFrameBasedCS = true else the member is set to '0'	
Example(s)	Action Generated output	
	SpiFrameBasedCS = true	1
	SpiFrameBasedCS = false 0	

1.2.5 Structure: Spi_kChannelConfig_Core<x>

Table 104 Spi_kChannelConfig_Core<x>

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

Name	Spi_kChannelConfig_Core <x< th=""><th>></th></x<>	>
Туре	Spi_ChannelConfigType	
Description	Configuration structure of SPI driver for all channels belonging to Core <x> which will be referenced in core specific configuration structure. (x ranges from 0 to 5)</x>	
Verification method	The generated file has this structure if atleast one channel is assigned to Core <x>.</x>	
Example(s)	Action	Generated output
	Configure atleast 1 channel for QSPI0 Allocate QSPI0 to Core0	<pre>static const Spi_ChannelConfigType Spi_kChannelConfig_Core0[] = { /* Channel:SpiChannel_0 */ { 0x0000000U, /* Default data */ 0x1ffeU, /* Number of Data Elements */</pre>
		SPI_EB_CHANNEL, /* External Buffer Channel */
		0x08U,/* LSB[7], DataWidth=8[6:0] */
		SpiConf_SpiChannel_SpiChannel_0
		}

1.2.5.1 Member: Defaultdata

Table 105 Defaultdata

Table 105 Delauttu	able 105 Deliauttuata		
Name	Defaultdata		
Туре	uint32		
Description	Indicates the default data to be transmitted.		
Verification method	If SpiDefaultData is configured, the member is generated based on the value assigned to SpiDefaultData, else the member is generated as '0'		
Example(s)	Action Generated output		
	SpiDefaultData = 255	0x000000ff	
	SpiDefaultData = 0	0x0000000	
	If SpiDefaultData is not configured	0x0000000	

1.2.5.2 Member: NoOfDataElements

Table 106 NoOfDataElements

Name	NoOfDataElements	
Туре	uint16	
Description In case of IB, Indicates the number of Data elements to be transmitted.		



Table of contents

	In case of EB, indicates the maximum numbers of data elements are allowed.	
Verification method		
Example(s)	Action Generated output	
	SpiChannelType = EB	0x1ffe
	SpiEbMaxLength = 8190	

1.2.5.3 Member: ChannelType

Table 107 ChannelType

Name	ChannelType	
Туре	uint8	
Description	Indicates EB or IB channel.	
Verification method	If SpiChannelType = EB, the member is generated based as SPI_EB_CHANNEL. If SpiChannelType = IB, the member is generated based as SPI_IB_CHANNEL.	
vernication method		
Example(s)		
	If SpiChannelType = IB, the me	mber is generated based as SPI_IB_CHANNEL.

1.2.5.4 Member: QSPIHwUnit

Table 108 QSPIHwUnit

Name	QSPIHwUnit	
Туре	uint8	
Description	Lower nibble incidates the QSPI HW unit information and upper nibble indicates type of communication (synchronous and Asynchronous).	
Verification method	If QSPI HW is configured for Aysnchronous communicaton, the member is generated as (0x1 << 4 QSPI_INDEX) QSPI_INDEX ranges from 05 If QSPI is configured for Synchronous communication, the member is generated as '0'. If SpiChannelBuffersAllowed is '1', then the member is not generated.	
Example(s)	Action	Generated output
	SpiChannelBuffersAllowed =1	Member is not generated.
	SpiChannelBuffersAllowed =0 SpiHwUnit = 0 SpiHwUnitSynchronous= ASYNCHRONOUS	0x10
	SpiChannelBuffersAllowed =0 SpiHwUnit = 1	0×00

RESTRICTED

MCAL Configuration Verification Manual for Spi

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

SpiHwUnitSynchronous= SYNCHRONOUS	
SpiChannelBuffersAllowed =2	0×00
SpiHwUnit = 1	
SpiHwUnitSynchronous=	
SYNCHRONOUS	

1.2.5.5 Member: DataConfig

Table 109 DataConfig

abte 205 Butueon	''8 '	
Name	DataConfig	
Туре	uint8	
Description	Indicates the Data characte	ristics like Data width and Trasfer start (MSB/LSB) first.
Verification method	The member is generated using configuration parameters SpiDataWidth and SpiTransferStart. Bit representation of member is as follows. Bit7: set to '1' if SpiTransferStart = MSB, else set to '0' Bit6-bit0: set to the value assigned for SpiDataWidth.	
Example(s)	Action	Generated output
	SpiTransferStart = LSB SpiDataWidth = 8	0x08
	SpiTransferStart = LSB SpiDataWidth = 16	0x10
	SpiTransferStart = MSB SpiDataWidth = 32	0xA0

1.2.5.6 Member: Channelld

Table 110 Channelld

Name	Channelld	
Туре	Spi_ChannelType	
Description	Indicates the Channel ID.	
	Note: Refer section 1.1.74 for more information.	
Verification method	The member is generated based on the Symbolic name given for the channel.	
	SpiConf_SpiChannel_ <symbolicnameofchannel></symbolicnameofchannel>	
Example(s)	Action Generated output	
	Spi/SpiChannel =	SpiConf SpiChannel SpiChannel 0
	SpiChannel_0	
	Spi/SpiChannel = EEP_TEST	

1.2.6 Structure: Spi_kQspiHwConfigQSPI<x>

Table 111 Spi_kQspiHwConfigQSPI<x>



Table of contents

Name	Spi_kQspiHwConfigQSPI <x></x>	
Туре	Spi_QspiHwConfigType	
Description	HW Configuration structure for QSPI <x> (x ranges from 0 to 5).</x>	
Verification method	The generated file has this structure if atleast one QSPI HW is configured.	
Example(s)	Action	Generated output
	Configure atleast 1 QSPI and assign to Core0	<pre>static const Spi_QspiHwConfigType Spi_kQspiHwConfigQSPI1 =</pre>
		{
		0x00040000U, /* Active CS Level, SSOC SFR value */
		SPI_JOB_QUEUE_LENGTH_QSPI1,/* Job Queue Length */
		(uint8)0U, /* DMA Rx Channel */
		(uint8)1U, /* DMA Tx Channel */
		SPI_DMA_MAX_TCS_NUM_QSPI1, /* DMA TCS count, for both Rx and Tx */
		SPI_CLK_SLEEP_DISABLE, /* Module Sleep disabled */
		(uint8)1U, /* Input class, MRIS bit field in PISEL SFR */
		1U, /* Max Sequence Count on the QSPI */
		OU, /* External Demultiplexer feature is disabled */
		0U /* SLSOO Strobe delay */
		};

1.2.6.1 Member: ActiveChipSelectLevel

Table 112 ActiveChipSelectLevel

Name	ActiveChipSelectLevel	
Туре	uint32	
Description	Indicates the Chip select configuration.	
Verification method	The member is generated based on the configuration parameters SpiCsIdentifier and SpiCsPolarity if SpiEnableCs = true and SpiCsSelection = CS_VIA_PERIPHERAL_ENGINE. Otherwise the member is set to '0'. Each bit of lower 16bits of the member represents the active output level on specific SLSO line and each bit of upper 16bits of the member represents the enable/disable status of specific SLSO.	
Example(s)	Action Generated output	
	SpiCsIdentifier = CHANNEL15 SpiCsPolarity = HIGH	0x80008000

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

	0x80000000
SpiCsPolarity = LOW	
SpiCsIdentifier = CHANNEL0	0x00010000
SpiCsPolarity = LOW	
SpiCsIdentifier = CHANNEL0	0×00010001
SpiCsPolarity = HIGH	

1.2.6.2 Member: JobQueueLength

Table 113 JobQueueLength

and 113 Son August 119		
Name	JobQueueLength	
Туре	uint16	
Description	Specifies the length for the job queue for the corresponding QSPI HW.	
Verification method	If configuration parameter SpiHwUnitSynchronous is set to 'ASYNCHRONOUS' then macro is generated as SPI_JOB_QUEUE_LENGTH_QSPI <x>(x ranges from 05) based on the QSPI HW used SpiHwUnit. If SpiHwUnitSynchronous = SYNCHRONOUS or SpiLevelDelivered = 0, the member is set to '0'.</x>	
Example(s)	Action	Generated output
	SpiLevelDelivered = 0	0
	SpiLevelDelivered = 1 SpiHwUnit = QSPI1 Jobs are configured	SPI_JOB_QUEUE_LENGTH_QSPI1
	SpiLevelDelivered = 1 SpiHwUnit = QSPI0 Jobs are configured	SPI_JOB_QUEUE_LENGTH_QSPI0
	SpiLevelDelivered = 2 SpiHwUnitSynchronous = ASYNCHRONOUS SpiHwUnit = QSPI2 Jobs are configured	SPI_JOB_QUEUE_LENGTH_QSPI2
	SpiLevelDelivered = 2 SpiHwUnitSynchronous = SYNCHRONOUS SpiHwUnit = QSPI0 Jobs are configured	0

1.2.6.3 Member: DMARxChannel

Table 114 DMARxChannel

Name	DMARxChannel
Туре	uint8
Description	Indicates the DMA channels used for receive.
Verification method	If configuration parameter SpiLevelDelivered is set to 1 or 2 and SpiHwUnitSynchronous = ASYNCHRONOUS, the member is generated based on the DMA channel configured : ref(SpiHwDmaChannelReceptionRef)/ DmaChannelId.






Table of contents

	If configuration parameter SpiLevelDelivered is set to 2 and SpiHwUnitSynchronous = SYNCHRONOUS, the member is generated as SPI_DMA_CHNL_INVALID. If SpiLevelDelivered = 0, the member is not generated.	
Example(s)	Action	Generated output
	SpiLevelDelivered = 0	Member is not generated
	SpiLevelDelivered = 1	1
	SpiHwDmaChannelReceptionRef	
	/DmaChannelId = 1	
	SpiLevelDelivered = 1	3
	SpiHwDmaChannelReceptionRef	
	/DmaChannelId = 3	
	SpiLevelDelivered = 2	4
	SpiHwUnitSynchronous =	
	ASYNCHRONOUS	
	SpiHwDmaChannelReceptionRef	
	/DmaChannelId = 4	
	SpiLevelDelivered = 2	SPI DMA CHNL INVALID
	SpiHwUnitSynchronous =	
	SYNCHRONOUS	

1.2.6.4 Member: DMATxChannel

Table 115 DMATxChannel

Name	DMATxChannel	
Туре	uint8	
Description	Indicates the DMA channels used for	transmission.
Verification method	If configuration parameter SpiLevelDelivered is set to 1 or 2 and SpiHwUnitSynchronous = ASYNCHRONOUS, the member is generated based on the DMA channel configured: ref (SpiHwDmaChannelTransmissionRef)/ DmaChannelId. If configuration parameter SpiLevelDelivered is set to 2 and SpiHwUnitSynchronous = SYNCHRONOUS, the member is generated as SPI_DMA_CHNL_INVALID. If SpiLevelDelivered = 0, the member is not generated.	
Example(s)	Action	Generated output
	SpiLevelDelivered = 0	Member is not generated
	SpiLevelDelivered = 1 SpiHwDmaChannelTransmissionRef /DmaChannelId = 1	1
	SpiLevelDelivered = 1 SpiHwDmaChannelTransmissionRef /DmaChannelId = 3	3
	SpiLevelDelivered = 2 SpiHwUnitSynchronous = ASYNCHRONOUS SpiHwDmaChannelTransmissionRef	4
	/DmaChannelId = 4	

RESTRICTED

MCAL Configuration Verification Manual for Spi

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

SpiLevelDelivered = 2	SPI DMA CHNL INVALID
SpiHwUnitSynchronous =	
SYNCHRONOUS	

1.2.6.5 Member: DMATCSCount

Table 116 DMATCSCount

Table 116 DMATCS	Count	
Name	DMATCSCount	
Туре	uint8	
Description	Indicates the number of channel assigned to an Asychronous job.	
Verification method	If configuration parameter SpiLevelDelivered is set to 1 or 2 and SpiHwUnitSynchronou = ASYNCHRONOUS, the member is generated as SPI_DMA_MAX_TCS_NUM_QSPI <x>. If configuration parameter SpiLevelDelivered is set to 2 and SpiHwUnitSynchronous = SYNCHRONOUS, the member is set to 0. If SpiLevelDelivered = 0, the member is not generated.</x>	
Example(s)	Action	Generated output
	SpiLevelDelivered = 0	Member is not generated
	SpiLevelDelivered = 1 Configure QSPI0 Configure the channels and assign to Job	SPI_DMA_MAX_TCS_NUM_QSPI0
	SpiLevelDelivered = 1 Configure QSPI1 Configure the channels and assign to Job	SPI_DMA_MAX_TCS_NUM_QSPI1
	SpiLevelDelivered = 2 SpiHwUnitSynchronous = ASYNCHRONOUS Configure QSPI2 Configure the channels and assign to Job	SPI_DMA_MAX_TCS_NUM_QSPI2
	SpiLevelDelivered = 2 SpiHwUnitSynchronous = SYNCHRONOUS	0

1.2.6.6 Member: ClockSetting

Table 117 ClockSetting

Name	ClockSetting	
Туре	uint8	
Description	Enables/disables the sleep.	
Verification method	The member is generated as 'SPI_CLK_SLEEP_DISABLE' if SpiHwConfigurationQspi/ SpiSleepEnableQspix is set to false, else the member is generated as SPI_CLK_SLEEP_ENABLE	
Example(s)	Action	Generated output

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

SpiSleepEnableQspix = false	SPI_CLK_SLEEP_DISABLE
SpiSleepEnableQspix = true	SPI_CLK_SLEEP_ENABLE

1.2.6.7 Member: MasterReceivePortPin

Table 118 MasterReceivePortPin

Name	MasterReceivePortPin	
Туре	uint8	
Description	Indicates the Master receive pin used.	
Verification method	The member is generated based on the configuration parameter SpiHWPinMRSTQspix. If the value assigned for SpiHWPinMRSTQspix contains text '_A,B,C_,CN_,CP_,D_,DN_,DP_,E_,F_,FN_,FP_,G_,H_' then the member is generated 0,1,2,2,2,3,3,3,4,5,5,5,6,7 respectively.	
Example(s)	Action	Generated output
	SpiHWPinMRSTQspix = MRST1B_PORT11_PIN3 Configure QSPI1	1
	SpiHWPinMRSTQspix = MRST1A_PORT10_PIN1 Configure QSPI1	0

1.2.6.8 Member: MaxSequence

Table 119 MaxSequence

-	'		
Name	MaxSequence		
Туре	Spi_SequenceType		
Description	Total number of sequences configured per QSPI HW		
Verification method	The value for the member is generated by counting all the configured sequences under Spi/SpiSequence per QSPI HW		
Example(s)	Action	Generated output	
	Configure 10 sequences for QSPI0	10	
	Configure 5 sequences for QSPI0	5	

1.2.6.9 Member: ExternalDemuxEnabled

Table 120 ExternalDemuxEnabled

Name	ExternalDemuxEnabled
Туре	uint8
Description	Indicates the external demultiplexer feature is enabled or disabled for a QSPI HW.
Verification method	The value for the member is generated based on the value assigned to configuration
	parameter SpiExternalDemux.
	Note: The configuration parameter SpiExternalDemux is allowed to configure only when

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

	the property file variable Spi.Q	SPIxExternalDemux is ON. (x ranges from 0-5)
Example(s)	Action	Generated output
	For QSPI0	n
	Spi.QSPI0ExternalDemux:OFF	
	For QSPI0	1
	Spi.QSPI0ExternalDemux:ON	
	SpiExternalDemux = true	
	For QSPI0	0
	Spi.QSPI0ExternalDemux:ON	
	SpiExternalDemux = false	

1.2.6.10 Member: StrobeDelay

Table 121 StrobeDelay

	,	
Name	StrobeDelay	
Туре	uint32	
Description	Indicates the strobe delay to be configured for external demultiplexer feature.	
Verification method	The value for the member is generated based on the value assigned to configuration parameter SpiSLSO0StrobeDelay.	
	Note: The configuration parameter SpiSLSO0StrobeDelay is allowed to configure only	
	when the configuration parameter SpiExternalDemux = true and	
	Spi.QSPIxExternalDemux is ON. (x ranges from 0-5)	
Example(s)	Action Generated output	
	For QSPI0	0
	Spi.QSPI0ExternalDemux:OFF	
	For QSPI0	0x00000002
	Spi.QSPI0ExternalDemux:ON	
	SpiExternalDemux = true	
	SpiSLSO0StrobeDelay = 2	
	For QSPI0	0x000001f
	Spi.QSPI0ExternalDemux:ON	
	SpiExternalDemux = true	
	SpiSLSO0StrobeDelay = 31	
	For QSPI0	0x000000f
	Spi.QSPI0ExternalDemux:ON	
	SpiExternalDemux = true	
	SpiSLSO0StrobeDelay = 15	
	For QSPI0	0
	Spi.QSPI0ExternalDemux:ON	
	SpiExternalDemux = false	

1.2.7 Structure: Spi_ChannelOffsets_Core<x>

Table 122 Spi_ChannelOffsets_Core<x>

Name	Spi_ChannelOffsets_Core <x></x>
Туре	Spi_CoreChannelOffsetType

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Description	Array of structures holding the	offset value and number of data elements required for
	each IB channel in core <x> buffer.</x>	
Verification method	,	
Example(s)	Action	Generated output
	Allocate QSPI0 to Core0 Configure 3 IB channels SpiChannel_0/SpiDataWidth = 8 SpiChannel_0/ SpiIbNBuffers = 10 SpiChannel_1/SpiDataWidth = 16 SpiChannel_1/ SpiIbNBuffers = 10 SpiChannel_2/SpiDataWidth = 32 SpiChannel_2/ SpiIbNBuffers = 10	<pre>static const Spi_CoreChannelOffsetType Spi_ChannelOffsets_Core0 [SPI_NUM_IB_CHANNELS_CORE0 + SPI_NUM_EB_CHANNELS_CORE0 + 1U] = {</pre>
	Configure 3 channels, and mark all the channel types to EB SpiChannelType= EB for all channels. Configure Core0 with QSPI0	<pre>static const Spi_CoreChannelOffsetType Spi_ChannelOffsets_Core0 [SPI_NUM_IB_CHANNELS_CORE0 + SPI_NUM_EB_CHANNELS_CORE0 + 1U] = {</pre>
	Allocate QSPI0 to Core0 Configure 3 channels SpiChannel_0/SpiDataWidth = 8 SpiChannel_0/SpiChannelType = IB	<pre>static const Spi_CoreChannelOffsetType Spi_ChannelOffsets_Core0 [SPI_NUM_IB_CHANNELS_CORE0 + SPI_NUM_EB_CHANNELS_CORE0 + 1U] = {</pre>

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

```
{0, 10},
                                       /* for IB channels
SpiChannel_0/SpiIbNBuffers
                           SpiChannel 2 */
= 10
SpiChannel_1/SpiDataWidth =
                             \{40, 10\}, /* for IB channels
                           SpiChannel 0 */
SpiChannel_1/SpiChannelType
                             {0, 0},
                                          /*SpiChannel 1*/
= EB
                             { OxFFFF, OxFFFF}
SpiChannel_1/SpiIbNBuffers
                           };
SpiChannel_2/SpiDataWidth =
SpiChannel_2/ SpiIbNBuffers
= 10
SpiChannel_2/SpiChannelType
= IB
Allocate QSPI0 to Core0
                           static const Spi CoreChannelOffsetType
Configure 3 channels
                           Spi ChannelOffsets CoreO
SpiChannel_0/SpiDataWidth =
                           [SPI NUM IB CHANNELS COREO +
                           SPI NUM EB CHANNELS COREO + 1U] =
SpiChannel_0/SpiChannelType
= IB
                             \{0, 10\}, /* for IB channels
SpiChannel_0/ SpiIbNBuffers
                           SpiChannel 2 */
= 10
                             \{12, 10\}, /* for IB channels
SpiChannel_1/SpiDataWidth =
                           SpiChannel 1 */
                             \{24, 10\}, /* for IB channels
SpiChannel_1/SpiChannelType
                           SpiChannel 0 */
= IB
SpiChannel_1/SpiIbNBuffers
                             {OxFFFF, OxFFFF}
= 10
                           };
SpiChannel_2/SpiDataWidth =
SpiChannel_2/SpiIbNBuffers
SpiChannel_2/SpiChannelType
= IB
```

1.2.7.1 Member: ChannelOffset

Table 123 ChannelOffset

Name	ChannelOffset	
Туре	uint16	
Description	Indicates the channel offset for a channel in the buffer allocated for Core.	
Verification method	The member is generated as 0, if the channel SpiChannelType = EB	
	The member is generated as valid offset(Word aligned) when SpiChannelType = IB	
Example(s)	Action	Generated output

32-bit TriCore™ AURIX™ TC3xx microcontroller family





Configure 3 IB channels SpiChannel_0/SpiDataWidth = 8 SpiChannel_0/ SpiIbNBuffers = 10 SpiChannel_1/SpiDataWidth = 16 SpiChannel_1/ SpiIbNBuffers = 10 SpiChannel_2/SpiDataWidth = 32	<pre>{0, 10}, /* for IB channels SpiChannel_2 */ {40, 10}, /* for IB channels SpiChannel_1 */ {60, 10}, /* for IB channels SpiChannel_0 */</pre>
SpiChannel_2/ SpiIbNBuffers = 10	
Configure 3 channels, and mark all the channel types to EB	{0, 0}, /*SpiChannel_2*/ {0, 0}, /*SpiChannel_1*/
SpiChannelType= EB for all channels. Configure Core0 with QSPI0	{0, 0}, /*SpiChannel_0*/

1.2.7.2 Member: DataTransferLength

Table 124 DataTransferLength

Table 124 Data Fran	sterLength	
Name	DataTransferLength	
Туре	uint16	
Description	Indicates the number of data e	lements to be transmitted for a channel.
Verification method	The member is generated as 0, if the channel SpiChannelType = EB The member is generated based on the configuration parameter SpilbNBuffers when SpiChannelType = IB	
Example(s)	Action	Generated output
	Configure 3 IB channels SpiChannel_0/SpiDataWidth = 8 SpiChannel_0/ SpiIbNBuffers = 10 SpiChannel_1/SpiDataWidth = 16 SpiChannel_1/ SpiIbNBuffers = 10 SpiChannel_2/SpiDataWidth = 32 SpiChannel_2/ SpiIbNBuffers = 10 Configure 3 channels, and mark all the channel types to EB SpiChannelType= EB for all	{0, 10}, /* for IB channels SpiChannel_2 */ {40, 10}, /* for IB channels SpiChannel_1 */ {60, 10}, /* for IB channels SpiChannel_0 */ {0, 0}, /*SpiChannel_2*/ {0, 0}, /*SpiChannel_1*/ {0, 0}, /*SpiChannel 0*/
	channels.	

32-bit TriCore™ AURIX™ TC3xx microcontroller family






Configure Core0 with QSPI0

Array: <SymbolicSequenceName> JobLinkPtr Physical 1.2.8

Name	<symbolicsequencename>_ JobLinkPtr_Physical</symbolicsequencename>	
Туре	Spi_JobType	
Description	Each array element represents the index for a job located under the Job configuration	
<u> </u>	Spi_kJobConfig_Core <x> structure.</x>	
Verification method	The array contains the index for each job linked for a sequence. This index is used to access the job configuration data of a particular job within the Core-job configuration Spi_kJobConfig_Core <x>.The last element of array is always SPI_JOB_DELIMITER which marks the end.</x>	
Example(s)	Action Generated output	
Example(s)	 Configure SpiSequence_0, SpiSequence_1. Assign SpiJob_0, SpiJob_1, SpiJob_2 to SpiSequence_0. Assign SpiJob_3, SpiJob_4, SpiJob_5 to SpiSequence_1. Configure QSPl0 and assign to Core0 Configure QSPl1 and assign to Core1 Configure SpiJob_0, SpiJob_1, SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_3, SpiJob_4, SpiJob_5. Configure SpiJob_0, SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_5. Configure 12 channels Assign SpiChannel_0, SpiChannel_1 for SpiJob_0. Assign SpiChannel_4, SpiChannel_5 for SpiJob_2. Assign SpiChannel_6, SpiChannel_7 for SpiJob_3. Assign SpiChannel_10, SpiChannel_9 for SpiJob_4. Assign SpiChannel_10, SpiChannel_11 for SpiJob_5. Drive the SpiExternalDevice_0 using SpiJob_0, SpiJob_1, SpiJob_2 and uses Configure SpiJob_1 to SpiJob_5 Job ID 5 */ 	
	SpiHwUnit = QSPI0 • Drive the SPI_JOB_DELIMITER	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
SpiExternalDevice_1 using
                             };
   SpiJob_3, SpiJob_4,
   SpiJob_5 and uses
   SpiHwUnit = QSPI1

    Configure SpiSequence_0,

                             static const Spi JobType
   SpiSequence_1
                             SpiSequence 0 JobLinkPtr Physical[]

    Assign SpiJob_0, SpiJob_1,

   SpiJob_2 to SpiSequence_0.
                             {
 Assign SpiJob_3, SpiJob_4,
                               OU,
                                             /* Physical index value
   SpiJob_5 to SpiSequence_1.
                             for Job SpiJob 0 Job ID 0 */
  Configure QSPI0 and assign
   to Core0
  Configure QSPI1 and assign
                                             /* Physical index value
                               1U,
                             for Job SpiJob 1 Job ID 1 */
   to Core0
  Configure SpiJob_0,
   SpiJob_1, SpiJob_2,
                               2U,
                                             /* Physical index value
   SpiJob_3, SpiJob_4,
                             for Job SpiJob 2 Job ID 2 */
   SpiJob_5
• Configure 12 channels
                               SPI JOB DELIMITER

    Assign SpiChannel_0,

   SpiChannel_1 for SpiJob_0
                             };

    Assign SpiChannel_2,

   SpiChannel_3 for SpiJob_1
                             static const Spi JobType
  Assign SpiChannel_4,
                             SpiSequence 1 JobLinkPtr Physical[]
   SpiChannel_5 for SpiJob_2
  Assign SpiChannel_6,
   SpiChannel_7 for SpiJob_3
                               ЗU,
                                             /* Physical index value
  Assign SpiChannel_8,
                             for Job SpiJob 3 Job ID 3 */
   SpiChannel_9 for SpiJob_4


    Assign SpiChannel_10,

   SpiChannel_11 for SpiJob_5
                                             /* Physical index value
                               4U,
  Drive the
                             for Job SpiJob_4 Job ID 4 */
   SpiExternalDevice_0 using
   SpiJob_0, SpiJob_1,
                                             /* Physical index value
                               5U,
   SpiJob_2 and uses
                            for Job SpiJob 5 Job ID 5 */
   SpiHwUnit = QSPI0
   Drive the
   SpiExternalDevice_1 using
                               SPI JOB DELIMITER
   SpiJob_3, SpiJob_4,
                             };
   SpiJob_5 and uses
   SpiHwUnit = QSPI1
```

1.2.9 Array: <SymbolicJobName>_ ChannelLinkPtr_Physical

Table 126 <SymbolicJobName>_ ChannelLinkPtr_Physical

Name	<symbolicjobname>_ ChannelLinkPtr_Physical</symbolicjobname>	
Туре	Spi_ChannelType	
Description	Each array element represents the index for a channel located under the channel	





	configuration Spi_kChannelConf	ig_Core <x> structure.</x>
Verification method	access the channel configuration	each channel linked for a job. This index is used to data of a particular channel within the Core-channel ig_Core <x>. The last element of array is always marks the end.</x>
Example(s)	Action	Generated output
Example(s)	• Configure SpiSequence_0, SpiSequence_1 • Assign SpiJob_0, SpiJob_1, SpiJob_2 to SpiSequence_0. • Assign SpiJob_3, SpiJob_4, SpiJob_5 to SpiSequence_1. • Configure QSPI0 and assign to Core0 • Configure QSPI1 and assign to Core1 • Configure SpiJob_0, SpiJob_1, SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_5 • Configure 12 channels • Assign SpiChannel_0, SpiChannel_1 for SpiJob_0 • Assign SpiChannel_2, SpiChannel_3 for SpiJob_1 • Assign SpiChannel_4, SpiChannel_5 for SpiJob_2 • Assign SpiChannel_6, SpiChannel_7 for SpiJob_3 • Assign SpiChannel_8, SpiChannel_9 for SpiJob_4 • Assign SpiChannel_10, SpiChannel_11 for SpiJob_5 • Drive the	
	SpiJob_1, SpiJob_2	1U, /* Physical index value for Channel SpiChannel_4 Channel ID 4 */

32-bit TriCore™ AURIX™ TC3xx microcontroller family





 Drive the SpiExternalDevice_1 using SpiJob_3, SpiJob_4, SpiJob_5 and uses SpiHwUnit = QSPI1

```
/* Physical index value
ΟU,
for Channel SpiChannel 5 Channel ID 5
 SPI CHANNEL DELIMITER
};
static const Spi_ChannelType
SpiJob 3 ChannelLinkPtr Physical[] =
 5U,
            /* Physical index value
for Channel SpiChannel 6 Channel ID 6
            /* Physical index value
for Channel SpiChannel_7 Channel ID 7
 SPI CHANNEL DELIMITER
};
static const Spi ChannelType
SpiJob 4 ChannelLinkPtr Physical[] =
             /* Physical index value
 3U,
for Channel SpiChannel 8 Channel ID 8
            /* Physical index value
for Channel SpiChannel 9 Channel ID 9
*/
 SPI CHANNEL DELIMITER
};
static const Spi ChannelType
SpiJob 5 ChannelLinkPtr Physical[] =
            /* Physical index value
for Channel SpiChannel 10 Channel ID 10
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family



	OU, /* Physical index value
	for Channel SpiChannel_11 Channel ID 11
	*/
	ODI CHANNEL DELIMITED
	SPI_CHANNEL_DELIMITER
	} ;
Configure	static const Coi Channal III.
SpiSequence_0,	static const Spi_ChannelType
SpiSequence_1	SpiJob_0_ChannelLinkPtr_Physical[] =
T	{
Assign SpiJob_0, Saitab 1 SpiJob 2 to	5U, /* Physical index value
SpiJob_1, SpiJob_2 to	for Channel SpiChannel O Channel ID O
SpiSequence_0.	*/
 Assign SpiJob_3, 	
SpiJob_4, SpiJob_5 to	
SpiSequence_1.	4U, /* Physical index value
 Configure QSPI0 and 	for Channel SpiChannel_1 Channel ID 1
assign to Core0	*/
 Configure QSPI1 and 	
assign to Core0	CDI CUANNEI DELIMITED
 Configure SpiJob_0, 	SPI_CHANNEL_DELIMITER
SpiJob_1, SpiJob_2,	};
SpiJob_3, SpiJob_4,	
SpiJob_5	static const Cni Channel Mine
1	<pre>static const Spi_ChannelType SpiJob 1 ChannelLinkPtr Physical[] =</pre>
Configure 12 channels Assign SpiChannel	
Assign SpiChannel_0,	{
SpiChannel_1 for	3U, /* Physical index value
SpiJob_0	for Channel SpiChannel 2 Channel ID 2
Assign SpiChannel_2,	*/
SpiChannel_3 for	
SpiJob_1	OTT
 Assign SpiChannel_4, 	2U, /* Physical index value
SpiChannel_5 for	<pre>for Channel SpiChannel_3 Channel ID 3 */</pre>
SpiJob_2	'
 Assign SpiChannel_6, 	
SpiChannel_7 for	SPI CHANNEL DELIMITER
SpiJob_3	
Assign SpiChannel_8,	};
SpiChannel_9 for	
SpiJob_4	static const Spi ChannelType
 Assign SpiChannel_10, 	SpiJob_2_ChannelLinkPtr_Physical[] =
SpiChannel_11 for	[{
SpiJob_5	
Drive the	1U, /* Physical index value
	for Channel SpiChannel_4 Channel ID 4
SpiExternalDevice_0	*/
using SpiJob_0,	
SpiJob_1, SpiJob_2	OU, /* Physical index value
and uses SpiHwUnit =	for Channel SpiChannel 5 Channel ID 5
QSPI0	


32-bit TriCore™ AURIX™ TC3xx microcontroller family





 Drive the SpiExternalDevice_1 using SpiJob_3, SpiJob_4, SpiJob_5 and uses SpiHwUnit = QSPI1

```
SPI CHANNEL DELIMITER
};
static const Spi ChannelType
SpiJob 3 ChannelLinkPtr Physical[] =
             /* Physical index value
for Channel SpiChannel 6 Channel ID 6
 10U,
              /* Physical index value
for Channel SpiChannel 7 Channel ID 7
 SPI CHANNEL DELIMITER
};
static const Spi ChannelType
SpiJob 4 ChannelLinkPtr Physical[] =
            /* Physical index value
 9U,
for Channel SpiChannel 8 Channel ID 8
            /* Physical index value
for Channel SpiChannel 9 Channel ID 9
*/
 SPI CHANNEL DELIMITER
};
static const Spi ChannelType
SpiJob 5 ChannelLinkPtr Physical[] =
             /* Physical index value
for Channel SpiChannel 10 Channel ID 10
            /* Physical index value
for Channel SpiChannel 11 Channel ID 11
```





SPI_CHANNEL_DELIMITER
<pre>};</pre>

Array: SequenceLookupIndex[_<variant>] 1.2.10

Name	SequenceLookupIndex[_ <variant>]</variant>	
Туре	uint8	
Description	Each array element represents the index for a sequence located under the sequence configuration Spi_kSequenceConfig_Core <x> structure.</x>	
Verification method	The array contains the index for each sequence configured. This index is used to access the sequence configuration data of a particular sequence within the Core-Sequence configuration Spi_kSequenceConfig_Core <x>.</x>	
Example(s)	Action Generated output	
	• Configure SpiSequence_0, SpiSequence_1 • Assign SpiJob_0, SpiJob_1, SpiJob_2 to SpiSequence_0. • Assign SpiJob_3, SpiJob_4, SpiJob_5 to SpiSequence_1. • Configure QSPl0 and assign to Core0 • Configure QSPl1 and assign to Core1 • Configure SpiJob_0, SpiJob_1, SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_5 • Configure 12 channels • Assign SpiChannel_0, SpiChannel_1 for SpiJob_0 • Assign SpiChannel_2, SpiChannel_5 for SpiJob_2 • Assign SpiChannel_4, SpiChannel_5 for SpiJob_2 • Assign SpiChannel_6, SpiChannel_7 for SpiJob_3 • Assign SpiChannel_8, SpiChannel_9 for SpiJob_4	

32-bit TriCore™ AURIX™ TC3xx microcontroller family



- Assign SpiChannel_10, SpiChannel_11 for SpiJob_5
- Drive the
 SpiExternalDevice_0
 using SpiJob_0,
 SpiJob_1, SpiJob_2
 and uses SpiHwUnit =
 QSPI0
- Drive the SpiExternalDevice_1 using SpiJob_3, SpiJob_4, SpiJob_5 and uses SpiHwUnit = QSPI1
- Configure SpiSequence_0, SpiSequence_1
- Assign SpiJob_0, SpiJob_1, SpiJob_2 to SpiSequence_0.
- Assign SpiJob_3, SpiJob_4, SpiJob_5 to SpiSequence_1.
- Configure QSPI0 and assign to Core0
- Configure QSPI1 and assign to Core0
- Configure SpiJob_0, SpiJob_1, SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_5
- Configure 12 channels
- Assign SpiChannel_0, SpiChannel_1 for SpiJob_0
- Assign SpiChannel_2, SpiChannel_3 for SpiJob_1
- Assign SpiChannel_4, SpiChannel_5 for SpiJob_2
- Assign SpiChannel_6, SpiChannel_7 for SpiJob_3
- Assign SpiChannel_8, SpiChannel_9 for SpiJob_4
- Assign SpiChannel_10,

```
static const uint8
SequenceLookupIndex[2] =
{
    /* Physical index value for
Sequence SpiSequence_0 Sequence ID 0 */
    0U,

    /* Physical index value for
Sequence SpiSequence_1 Sequence ID 1 */
    1U
};
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family





SpiChannel_11 for	
SpiJob_5	
 Drive the 	
SpiExternalDevice_0	
using SpiJob_0,	
SpiJob_1, SpiJob_2	
and uses SpiHwUnit =	
QSPI0	
 Drive the 	
SpiExternalDevice_1	
using SpiJob_3,	
SpiJob_4, SpiJob_5	
and uses SpiHwUnit =	
OSPI1	

1.2.11 Array: JobLookupIndex[_<variant>]

Table 128 JobLookupIndex[_<variant>]

Name	JobLookupIndex[_ <variant>]</variant>	
Туре	uint16	
Description	Each array element represents the index for a job located under the job configuration Spi_kJobConfig_Core <x> structure.</x>	
Verification method	The array contains the index for each Job configured. This index is used to access the job configuration data of a particular job within the Core-job configuration Spi_kJobConfig_Core <x>.</x>	
Example(s)	Action Generated output	
Example(S)	 Configure SpiSequence_0, SpiSequence_1 Assign SpiJob_0, SpiJob_1, SpiJob_2 to SpiSequence_0. Assign SpiJob_3, SpiJob_4, SpiJob_5 to SpiSequence_1. Configure QSPI0 and assign to Core0 Configure QSPI1 and assign to Core1 Configure SpiJob_0, SpiJob_1, SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_5 Sellerateu Output static const uint16 JobLookupIndex[6] = Physical index value for Job SpiJob_1 Job ID 1 */ 1U, Physical index value for Job SpiJob_1 Job ID 1 */ 1U, Physical index value for Job SpiJob_2 Job ID 2 */ 2U, 	
	 Configure 12 channels Assign SpiChannel_0, SpiChannel_1 for SpiJob_0 Assign SpiChannel_2, 	

32-bit TriCore™ AURIX™ TC3xx microcontroller family



```
SpiChannel_3 for
SpiJob_1
                          /* Physical index value for Job
Assign SpiChannel_4,
                     SpiJob 4 Job ID 4 */
SpiChannel_5 for
                          1U,
SpiJob_2
Assign SpiChannel_6,
                          /* Physical index value for Job
SpiChannel_7 for
                     SpiJob 5 Job ID 5 */
SpiJob_3
Assign SpiChannel_8,
                          2U
SpiChannel_9 for
                     };
SpiJob_4
Assign SpiChannel_10,
SpiChannel_11 for
SpiJob_5
Drive the
SpiExternalDevice_0
using SpiJob_0,
SpiJob_1, SpiJob_2
and uses SpiHwUnit =
QSPI0
Drive the
SpiExternalDevice_1
using SpiJob_3,
SpiJob_4, SpiJob_5
and uses SpiHwUnit =
QSPI1
Configure
                     static const uint16 JobLookupIndex[6] =
SpiSequence_0,
SpiSequence_1
Assign SpiJob_0,
SpiJob_1, SpiJob_2 to
                          /* Physical index value for Job
SpiSequence_0.
                     SpiJob_0 Job ID 0 */
Assign SpiJob_3,
                          OU,
SpiJob_4, SpiJob_5 to
SpiSequence_1.
                          /* Physical index value for Job
Configure QSPI0 and
                     SpiJob 1 Job ID 1 */
assign to Core0
                          1U,
Configure QSPI1 and
assign to Core0
Configure SpiJob_0,
                          /* Physical index value for Job
SpiJob_1, SpiJob_2,
                     SpiJob 2 Job ID 2 */
SpiJob_3, SpiJob_4,
                          2U,
SpiJob_5
Configure 12 channels
Assign SpiChannel_0,
                          /* Physical index value for Job
                     SpiJob 3 Job ID 3 */
SpiChannel_1 for
SpiJob_0
                          3U,
Assign SpiChannel_2,
SpiChannel_3 for
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

SpiJob_1	/* Physical index value for Job SpiJob 4 Job ID 4 */
 Assign SpiChannel_4, 	Sproop_4 nop in 4/
SpiChannel_5 for	4U,
SpiJob_2	
 Assign SpiChannel_6, 	/* Physical index realize for Joh
SpiChannel_7 for	/* Physical index value for Job SpiJob 5 Job ID 5 */
SpiJob_3	_
 Assign SpiChannel_8, 	5U
SpiChannel_9 for	<pre>};</pre>
SpiJob_4	
 Assign SpiChannel_10, 	
SpiChannel_11 for	
SpiJob_5	
Drive the	
SpiExternalDevice_0	
using SpiJob_0,	
SpiJob_1, SpiJob_2	
and uses SpiHwUnit =	
QSPI0	
Drive the	
SpiExternalDevice_1	
using SpiJob_3,	
SpiJob_4, SpiJob_5	
and uses SpiHwUnit =	
QSPI1	

1.2.12 Array: ChannelLookupIndex[_<variant>]

Table 129 ChannelLookupIndex[_<variant>]

- 4210 223 0114	imetzookapmaek[_ variant]		
Name	ChannelLookupIndex[_ <variant>]</variant>		
Туре	uint8	uint8	
Description		Each array element represents the index for a channel located under the channel configuration Spi_kChannelConfig_Core <x> structure.</x>	
Verification method	The array contains the index for each Channel configured. This index is used to access the Channel configuration data of a particular channel within the Core-channel configuration Spi_kChannelConfig_Core <x>.</x>		
Example(s)	Action	Generated output	
	 Configure SpiSequence_0, SpiSequence_1 Assign SpiJob_0, SpiJob_1, SpiJob_2 to SpiSequence_0. Assign SpiJob_3, SpiJob_4, SpiJob_5 to SpiSequence_1. Configure QSPI0 and 	<pre>static const uint8 ChannelLookupIndex[12] = { /* Physical index value for channel SpiChannel_0 channel ID 0 */ 5U,</pre>	

32-bit TriCore™ AURIX™ TC3xx microcontroller family



- assign to Core0
- Configure QSPI1 and assign to Core1
- Configure SpiJob_0, SpiJob_1, SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_5
- Configure 12 channels
- Assign SpiChannel_0, SpiChannel_1 for SpiJob_0
- Assign SpiChannel_2, SpiChannel_3 for SpiJob_1
- Assign SpiChannel_4, SpiChannel_5 for SpiJob_2
- Assign SpiChannel_6, SpiChannel_7 for SpiJob_3
- Assign SpiChannel_8, SpiChannel_9 for SpiJob_4
- Assign SpiChannel_10, SpiChannel_11 for SpiJob_5
- Drive the SpiExternalDevice_0 using SpiJob_0, SpiJob_1, SpiJob_2 and uses SpiHwUnit = QSPI0
- Drive the SpiExternalDevice_1 using SpiJob_3, SpiJob_4, SpiJob_5 and uses SpiHwUnit = QSPI1

```
/* Physical index value for channel
SpiChannel 1 channel ID 1 */
    4U,
    /* Physical index value for channel
SpiChannel 2 channel ID 2 */
    3U,
    /* Physical index value for channel
SpiChannel 3 channel ID 3 */
    2U,
    /* Physical index value for channel
SpiChannel 4 channel ID 4 */
    1U,
    /* Physical index value for channel
SpiChannel 5 channel ID 5 */
   ΟU,
    /* Physical index value for channel
SpiChannel 6 channel ID 6 */
    5U,
    /* Physical index value for channel
SpiChannel 7 channel ID 7 */
   4U,
    /* Physical index value for channel
SpiChannel 8 channel ID 8 */
    3U,
    /* Physical index value for channel
SpiChannel 9 channel ID 9 */
    2U,
    /* Physical index value for channel
SpiChannel 10 channel ID 10 */
    1U,
    /* Physical index value for channel
SpiChannel 11 channel ID 11 */
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family





	0U	
	} ;	
Configure	static const uint8	
SpiSequence_0,	ChannelLookupIndex[12] =	
SpiSequence_1	-	
 Assign SpiJob_0, 	{	
SpiJob_1, SpiJob_2 to		
SpiSequence_0.	/* Physical index value for channel	
Assign SpiJob_3,	SpiChannel O channel ID 0 */	
SpiJob_4, SpiJob_5 to	_	
SpiSequence_1.	5U,	
1		
Configure QSPI0 and configure to Core	/* Physical index value for channel	
assign to Core0	SpiChannel 1 channel ID 1 */	
Configure QSPI1 and	4U,	
assign to Core0		
• Configure SpiJob_0,		
SpiJob_1, SpiJob_2,	/* Physical index value for channel	
SpiJob_3, SpiJob_4,	SpiChannel_2 channel ID 2 */	
SpiJob_5	3U,	
Configure 12 channels		
 Assign SpiChannel_0, 		
SpiChannel_1 for	/* Physical index value for channel	
SpiJob_0	SpiChannel_3 channel ID 3 */	
 Assign SpiChannel_2, 	2U,	
SpiChannel_3 for		
SpiJob_1	/* Physical index value for channel	
 Assign SpiChannel_4, 	SpiChannel 4 channel ID 4 */	
SpiChannel_5 for	_	
SpiJob_2	1U,	
 Assign SpiChannel_6, 		
SpiChannel_7 for	/* Physical index value for channel	
SpiJob_3	SpiChannel 5 channel ID 5 */	
 Assign SpiChannel_8, 	0U,	
SpiChannel_9 for	,	
SpiJob_4		
 Assign SpiChannel_10 	/* Physical index value for channel	
SpiChannel_11 for	SpiChannel_6 channel ID 6 */	
SpiJob_5	11U,	
Drive the		
SpiExternalDevice_0		
using SpiJob_0,	/* Physical index value for channel	
SpiJob_1, SpiJob_2	SpiChannel_7 channel ID 7 */	
and uses SpiHwUnit =	10U,	
QSPI0		
Drive the	/+ Dh	
SpiExternalDevice_1	/* Physical index value for channel	
using SpiJob_3,	SpiChannel_8 channel ID 8 */	
SpiJob_4, SpiJob_5	9U ,	
	<u> </u>	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
and uses SpiHwUnit = QSPI1  /* Physical index value for channel SpiChannel_9 channel ID 9 */
8U,

/* Physical index value for channel SpiChannel_10 channel ID 10 */
7U,

/* Physical index value for channel SpiChannel_11 channel ID 11 */
6U
};
```

1.2.13 Array: <SymbolicSequenceName>_SeqSharePtr

Table 130 <SymbolicSequenceName>_SeqSharePtr

Table 130 <symbo< th=""><th>olicSequenceName>_SeqShareF</th><th>?tr</th></symbo<>	olicSequenceName>_SeqShareF	?tr
Name	<symbolicsequencename>_SeqSharePtr</symbolicsequencename>	
Туре	Spi_SequenceType	
Description	Each array element represents the sequence ID with which the given sequence is sharing at least one job.	
Verification method	The array is generated only when SpiLevelDelivered = 1 or 2. The array is generated with valid sequence ID which is sharing the job with given sequence. The last element of array is always SPI_SEQUENCE_DELIMITER which marks the end. If SpiLevelDelivered = 0, the array is not generated. If there are no jobs shared, the array is generated with only the last element.	
Example(s)	Action	Generated output
	 SpiLevelDelivered = 1 or 2 Configure SpiSequence_0, SpiSequence_1 Assign SpiJob_0, SpiJob_1, SpiJob_2 to SpiSequence_0. Assign SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_5 to SpiSequence_1. Configure QSPI0 and assign to Core0 Configure 12 channels Assign SpiChannel_0, SpiChannel_1 for 	<pre>/* Linked list of sequence[s] with Job[s] shared */ static const Spi_SequenceType SpiSequence_0_SeqSharePtr[] = { SpiConf_SpiSequence_SpiSequence_1, SPI_SEQUENCE_DELIMITER }; static const Spi_SequenceType SpiSequence_1_SeqSharePtr[] = { SpiConf_SpiSequence_SpiSequence_0, SPI_SEQUENCE_DELIMITER</pre>

32-bit TriCore™ AURIX™ TC3xx microcontroller family





 Assign SpiChannel_2, SpiChannel_3 for SpiJob_1 };

- Assign SpiChannel_4, SpiChannel_5 for SpiJob_2
- Assign SpiChannel_6, SpiChannel_7 for SpiJob_3
- Assign SpiChannel_8, SpiChannel_9 for SpiJob_4
- Assign SpiChannel_10, SpiChannel_11 for SpiJob_5
- Drive the SpiExternalDevice_0 using SpiJob_0, SpiJob_1, SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_5 and uses SpiHwUnit = QSPI0
- SpiJob_2 is shared between the sequences.
- Configure SpiSequence_0, SpiSequence_1
- Assign SpiJob_0, SpiJob_1, SpiJob_2 to SpiSequence_0.
- Assign SpiJob_3, SpiJob_4, SpiJob_5 to SpiSequence_1.
- Configure QSPI0 and assign to Core0
- Configure 12 channels
- Assign SpiChannel_0, SpiChannel_1 for SpiJob_0
- Assign SpiChannel_2, SpiChannel_3 for SpiJob_1
- Assign SpiChannel_4, SpiChannel_5 for SpiJob_2
- Assign SpiChannel_6, SpiChannel_7 for SpiJob_3

```
/* Linked list of sequence[s] with
Job[s] shared */
static const Spi_SequenceType
SpiSequence_0_SeqSharePtr[] =
{
    SPI_SEQUENCE_DELIMITER
};
static const Spi_SequenceType
SpiSequence_1_SeqSharePtr[] =
{
    SPI_SEQUENCE_DELIMITER
};
```

RESTRICTED

MCAL Configuration Verification Manual for Spi


32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

- Assign SpiChannel_8, SpiChannel_9 for SpiJob_4
- Assign SpiChannel_10, SpiChannel_11 for SpiJob_5
- Drive the SpiExternalDevice_0 using SpiJob_0, SpiJob_1, SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_5 and uses SpiHwUnit = QSPI0
- No Job sharing between the sequences.
- SpiLevelDelivered = 0
- Configure SpiSequence_0, SpiSequence_1
- Assign SpiJob_0, SpiJob_1, SpiJob_2 to SpiSequence_0.
- Assign SpiJob_2, SpiJob_3, SpiJob_4, SpiJob_5 to SpiSequence_1.
- Configure QSPI0 and assign to Core0
- Configure 12 channels
- Assign SpiChannel_0, SpiChannel_1 for SpiJob_0
- Assign SpiChannel_2, SpiChannel_3 for SpiJob_1
- Assign SpiChannel_4, SpiChannel_5 for SpiJob_2
- Assign SpiChannel_6, SpiChannel_7 for SpiJob_3
- Assign SpiChannel_8, SpiChannel_9 for SpiJob_4
- Assign SpiChannel_10, SpiChannel_11 for SpiJob_5
- Drive the

Array is not generated.







SpiExternalDevice_0	
using SpiJob_0,	
SpiJob_1, SpiJob_2,	
SpiJob_3, SpiJob_4,	
SpiJob_5 and uses	
SpiHwUnit = QSPI0	
 SpiJob_2 is shared 	
between the	
sequences.	

Function Pointer: SpiSeqEndNotification 1.2.14

Table 131 **SpiSegEndNotification**

. a.b.tc = c p .t	24		
Name	SpiSeqEndNotification		
Туре	void(*Spi_SeqEndNotification)(void)		
Description	User notification function to b	User notification function to be called after sequence transmission.	
Verification method	If SpiLevelDelivered = 1 or 2 and SpiSequence/SpiSeqEndNotification contains function name, The function configured in 'SpiSequence/SpiSeqEndNotification' would be populated as a prototype with extern qualifier. Otherwise the prototype is not generated.		
Example(s)	Action	Generated output	
	SpiSequence/ SpiSeqEndNotification = EEP_TEST_Notification	<pre>extern void EEP_TEST_Notification(void);</pre>	
	SpiSequence/ SpiSeqEndNotification = 0xABCD	The prototype is not generated.	
	If SpiSequence/ SpiSeqEndNotification not configured	The prototype is not generated.	

Function Pointer: SpiJobEndNotification 1.2.15

SpiJobEndNotification Table 132

Name	SpiJobEndNotification		
Туре	void(*Spi_JobEndNotification)(void)		
Description	User notification function to be	User notification function to be called after job transmission.	
Verification method	If SpiLevelDelivered = 1 or 2 and SpiJob/SpiJobEndNotification contains function name, The function configured in 'SpiJob/SpiJobEndNotification' would be populated as a prototype with extern qualifier. Otherwise the prototype is not generated.		
Example(s)	Action	Generated output	
	SpiJob/ SpiJobEndNotification = EEP_TEST_Notification	<pre>extern void EEP_TEST_Notification(void);</pre>	
	SpiJob/ SpiJobEndNotification = 0xABCD	The prototype is not generated.	
	If SpiJob /	The prototype is not generated.	

RESTRICTED

MCAL Configuration Verification Manual for Spi

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

SpiJobEndNotification not	
configured	

1.3 File: Spi[_<variant>]_PBcfg.h

The generated header file contains the declaration of the root configuration structure. Post-build time configuration mechanism allows configurable functionality of SPI driver that is deployed as object code. The file is generated in 'inc' folder.

1.3.1 Structure: Spi_Config[_<variant>]

Table 133 Spi_Config[_<varaint>]

	91	
Name	Spi_Config[_ <variant>]</variant>	
Туре	Spi_ConfigType	
Description	Declaration of root configuration structure of SPI driver which will be used during initialization.	
Verification method	The generated structure is present in Spi[_ <variant>]_PBcfg.h file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action	Generated output
	Configure 1 SPI channel (variant-unaware)	<pre>extern const Spi_ConfigType Spi_Config;</pre>
	Configure 1 SPI channel (variant-aware. Variant name is 'Petrol')	<pre>extern const Spi_ConfigType Spi_Config_Petrol;</pre>

RESTRICTED

MCAL Configuration Verification Manual for Spi 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Revision history

Revision history

Major changes since the last revision

Date	Version	Description
2021-03-24 5.0		Front page aligned as per template.
		Released version.
2021-03-23	4.1	Macro SPI_MAX_HW_UNIT information is updated.
2020-08-06	4.0	Released Version.
		Review comments fixed: Spi_kQspiHwConfigQSPI <x> updated.</x>
2020-08-06	3.1	- Spi driver chapter moved from MC-
		ISAR_TC3xx_Config_Verification_Manual_BASIC.pdf to this document.
		- Added the following new macros:
		SPI_RUNTIME_ERROR_DETECT
		SPI_CONTROL_LOOPBACK_API
		SPI_IB_BUFFER_SIZE_CORE <x></x>
		Rmoved the following unused macros:
		SPI_JOB_STATUS_ARRAY_INDEX
	SPI_SEQUENCE_STATUS_ARRAY_INDEX	
		SPI_MAX_SEQUENCE_QSPI
		SPI_SYNC_IB_BUFFER_SIZE_QSPI <x></x>
		SPI_ASYNC_IB_BUFFER_SIZE_QSPI <x></x>
		SPI_SYNC_IB_BUFFER_SIZE_CORE <x></x>
		SPI_ASYNC_IB_BUFFER_SIZE_CORE <x></x>
		SPI_NUM_ASYNC_IB_CHANNELS_QSPI <x></x>
		SPI_NUM_SYNC_IB_CHANNELS_QSPI <x></x>
		SPI_NUM_IB_CHANNELS_QSPI <x></x>
		SPI_WRITE_LOCK_INDEX
		SPI_WRITE_LOCK_INDEX_QSPI <x></x>
		SPI_NUM_EB_CHANNELS_QSPI <x></x>
		SPI_NUM_ASYNC_QSPI <x>_MASTER</x>
		SPI_NUM_SYNC_QSPI <x>_MASTER</x>
		SPI_NUM_QSPI <x>_MASTER</x>
2019-07-16	3.0	Fixed review comments.
		Released.
2019-07-09	2.1	Added strcture members ExternalDemuxEnabled, StrobeDelay to
		Spi_QspiHwConfigType
2019-02-27	1.10.0_2.0	Added PBcfg.h
2019-02-26	1.10.0_1.0	Released Version.
2019-02-22	1.10.0_0.1	Initial Version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-03-24 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference Doc_Number

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.