

MCAL Configuration Verification Manual for PORT

32-bit TriCore™ AURIX™ TC3xx microcontroller family

About this document

Scope and purpose

This Configuration Data Reference document is applicable to all TC3xx devices in the TriCore™ AURIX™ family of 32-bit microcontrollers.

The purpose of this document is to facilitate the integrator to verify the generated code based on the input configuration parameters. This document describes details of structures, defines, macros and variables generated from the configuration parameters.

Intended audience

This document is intended for integrators who need to understand the logic of the generated configuration code of AURIX™ AUTOSAR MCAL.

Reference documents

This document should be read in conjunction with the following documents:

• AURIXTM TC3xx MCAL User Manual Port

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

Table of contents

Abou	t this documentt	1
Table	e of contents	2
1	PORT driver	5
1.1	File: Port Cfg.h	5
1.1.1	Macro: PORT_AR_RELEASE_MAJOR_VERSION	
1.1.2	Macro: PORT_AR_RELEASE_MINOR_VERSION	
1.1.3	Macro: PORT_AR_RELEASE_REVISION_VERSION	
1.1.4	Macro: PORT_SW_MAJOR_VERSION	
1.1.5	Macro: PORT_SW_MINOR_VERSION	
1.1.6	Macro: PORT_SW_PATCH_VERSION	6
1.1.7	Macro: PORT_DEV_ERROR_DETECT	7
1.1.8	Macro: PORT_VERSION_INFO_API	7
1.1.9	Macro: PORT_SET_PIN_MODE_API	7
1.1.10	Macro: PORT_SET_PIN_DIRECTION_API	8
1.1.11	1 Macro: PORT_INIT_API_MODE	8
1.1.12	2 Macro: PORT_SAFETY_ENABLE	9
1.1.13	Macro: PORT_INIT_CHECK_API	9
1.1.14	4 Macro: PORTS_AVAILABLE_00_31	9
1.1.15	5 Macro: PORTS_AVAILABLE_32_63	10
1.1.16	Macro: PORTS_READONLY_00_31	10
1.1.17	7 Macro: PORTS_READONLY_32_63	11
1.1.18	Macro: PORT_MAX_NUMBER	11
1.1.19	9 Macro: PORT_MAX_PIN_ID	11
1.1.20	Macro: PORT_TOTAL_AVAILABLE_PORTS	12
1.1.21	1 Macro: PORT_MAX_LPCR_REG	12
1.1.22	Macro: PORT14_PDISC_MASK	12
1.1.23	3 Macro: PORTS_LVDS_00_31	13
1.1.24	4 Macro: PORTS_LVDS_32_63	13
1.1.25	Macro: PORTS_PCSR_00_31	14
1.1.26	6 Macro: PORTS_PCSR_32_63	14
1.1.27	7 Macro: PORT_AVAILABLE_PINS_PORT <portnumber></portnumber>	15
1.1.28	Macro: PORTS_PDISC_00_31	15
1.1.29	Macro: PORTS_PDISC_32_63	16
1.1.30	Macro:	
	PortConf_PortContainer_ <containernumber>_PORT_<portnumber>_PIN_<pinnumber></pinnumber></portnumber></containernumber>	16
1.2	File: Port[_ <variant>]_PBcfg.c</variant>	
1.2.1	Macro: Portx_lPdrConfig1(Pd0,Pd1,Pd2,Pd3,Pd4,Pd5,Pd6,Pd7)	18
1.2.2	Macro: Portx_lPdrConfig2 (Pd8,Pd9,Pd10,Pd11,Pd12,Pd13,Pd14,Pd15)	18
1.2.3	Macro: Port_lDiscSet(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)	19
1.2.4	Macro: Port_lPcsr(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)	20
1.2.5	Macro: Port_lLvds(REN_CTRL,RX_EN,TERM,LRTXERM,LVDSM,PS,TEN_CTRL,TX_EN,	
	VIDFFADJ,VOSDYN,VOSEXT,TX_PD,TX_PWDPD)	21
1.2.6	Macro: PORT_PIN_DEFAULT	22
1.2.7	Macro: PORT_PIN_LEVEL_LOW	22
1.2.8	Macro: PORT_PIN_LEVEL_HIGH	23
1.2.9	Macro: PORT_PIN_IN_PULL_UP	23

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

1.2.10	Macro: PORT_PIN_IN_PULL_DOWN	23
1.2.11	Macro: PORT_PIN_IN_NO_PULL	23
1.2.12	Macro: RFAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE	24
1.2.13	Macro: RFAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE	24
1.2.14	Macro: RFAST_PORT_PIN_MEDIUM_DRIVER	24
1.2.15	Macro: RFAST_PORT_PIN_RGMII_DRIVER	25
1.2.16	Macro: RFAST_PORT_PIN_DEFAULT_DRIVER	25
1.2.17	Macro: FAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE	25
1.2.18	Macro: FAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE	26
1.2.19	Macro: FAST_PORT_PIN_MEDIUM_DRIVER	26
1.2.20	Macro: FAST_PORT_PIN_DEFAULT_DRIVER	26
1.2.21	Macro: SLOW_PORT_PIN_MEDIUM_DRIVER_SHARP_EDGE	27
1.2.22	Macro: SLOW_PORT_PIN_MEDIUM_DRIVER	27
1.2.23	Macro: SLOW_PORT_PIN_DEFAULT_DRIVER	27
1.2.24	Macro: PORT_PIN_PAD_STRENGTH_DEFAULT	27
1.2.25	Macro: PORT_PIN_PAD_LEVEL_DEFAULT	28
1.2.26	Macro: PORT_PIN_PAD_DEFAULT	28
1.2.27	Macro: PORT_PIN_OUT_PUSHPULL	28
1.2.28	Macro: PORT_PIN_OUT_OPENDRAIN	29
1.2.29	Macro: PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE	29
1.2.30	Macro: PORT_INPUT_LEVEL_TTL_3_3V	
1.2.31	Macro: PORT_INPUT_LEVEL_TTL_5_0V	
1.2.32	Macro: PORT_RGMII_INPUT	
1.2.33	Macro: PORT_PIN_ANALOG_INPUT_ENABLE	
1.2.34	Macro: PORT_PIN_ANALOG_INPUT_DISABLE	
1.2.35	Macro: PORT_PCSR_ENABLE	
1.2.36	Macro: PORT_PCSR_DISABLE	
1.2.37	Macro: PORT_PCSR_DEFAULT	
1.2.38	Macro: PORT_LVDS_PORT_CONTROLLED	
1.2.39	Macro: PORT_LVDS_HSCT_CONTROLLED	
1.2.40	Macro: PORT_LVDS_ENABLE	
1.2.41	Macro: PORT_LVDS_DISABLE	
1.2.42	Macro: PORT_LVDS_INTERNAL_TERMINATION	
1.2.43	Macro: PORT_LVDS_EXTERNAL_TERMINATION	
1.2.44	Macro: PORT_LVDS_POLY_RESISTOR_TERM	
1.2.45	Macro: PORT_LVDS_LVDSM	
1.2.46	Macro: PORT_LVDS_LVDSH	
1.2.47	Macro: PAD_SUPPLY_3_3V	
1.2.48	Macro: PAD_SUPPLY_5_0V	
1.2.49	Macro: PORT_LVDS_LVDS_VDIFF_ADJ	
1.2.50	Macro: PORT_LVDS_VOSDYN	
1.2.51	Macro: PORT_LVDS_VOSEXT	
1.2.52	Macro: PORT_LVDS_POWER_DOWN	
1.2.53	Macro: PORT_LVDS_TX_PWDPD_ENABLE	
1.2.54	Macro: PORT_LVDS_TX_PWDPD_DISABLE	
1.2.55	Macro: PORT_LVDS_DEFAULT	
1.2.56	Structure: Port_Config[_ <variant>]</variant>	
1.2.56.1	Member: Port_kConfiguration[NumberOfPortsAvailable]	
1.2.56.2	Member: Port_DiscSet[NumberOfAnaogDigitalPortsAvailable]	44

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family

(infineon

PORT driver

1.3.1	istory	
4 2 4	Structure: Port_Config[_ <variant>]</variant>	49
1.3	File: Port[_ <variant>]_PBcfg.h</variant>	49
1.2.56.5	Member: Port_kPinSupportedModes[NumberOfPortsAvailable]	48
1.2.56.4	Member: Port_kPCSRConfig[NumberOfAvailablePCSRPorts]	47
1.2.56.3	Member: Port_kLVDSConfig[NumberOfAvailableLVDSPorts]	46



PORT driver

1 PORT driver

This chapter describes the details of the configuration data generated from the PORT driver.

1.1 File: Port_Cfg.h

The generated header file contains all pre-compile configuration parameters. Pre-compile time configuration allows decoupling of the static configuration from implementation. The file is generated in 'inc' folder.

1.1.1 Macro: PORT_AR_RELEASE_MAJOR_VERSION

Table 1 PORT_AR_RELEASE_MAJOR_VERSION

Name	PORT_AR_RELEASE_MAJOR_VERSION		
Description	Major version number of AUTOSAR release on which the PORT implementation is based on.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMajorVersion'. Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Port_Cfg.h file	#define PORT_AR_RELEASE_MAJOR_VERSION (4U)	

1.1.2 Macro: PORT_AR_RELEASE_MINOR_VERSION

Table 2 PORT_AR_RELEASE_MINOR_VERSION

Name	PORT_AR_RELEASE_MINOR_VERSION	
Description	Minor version number of AUTOSAR release on which the PORT implementation is based on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMinorVersion'. Note: The macro is not user configurable.	
Example(s) Action Generated output		Generated output
	Generate Port_Cfg.h file	#define PORT_AR_RELEASE_MINOR_VERSION (2U)

1.1.3 Macro: PORT_AR_RELEASE_REVISION_VERSION

Table 3 PORT_AR_RELEAE_REVISION_VERSION

Name	PORT AR RELEASE REVISION VERSION
Hullic	OK1_XK_KEEEXSE_KEVISION_VEKSION

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

Description	Revision version number of AUTOSAR release on which the PORT implementation is based on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArPatchVersion'. Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_Cfg.h file	<pre>#define PORT_AR_RELEASE_REVISION_VERSION (2U)</pre>

1.1.4 Macro: PORT_SW_MAJOR_VERSION

Table 4 PORT_SW_MAJOR_VERSION

Name	PORT_SW_MAJOR_VERSION		
Description	Major version number of the PORT module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMajorVersion Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_Cfg.h file	<pre>#define PORT_SW_MAJOR_VERSION (10U)</pre>	

1.1.5 Macro: PORT_SW_MINOR_VERSION

Table 5 PORT_SW_MINOR_VERSION

Name	PORT_SW_MINOR_VERSION		
Description	Minor version number of the PORT module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMinorVersion Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_Cfg.h file	#define PORT_SW_MINOR_VERSION (10U)	

1.1.6 Macro: PORT_SW_PATCH_VERSION

Table 6 PORT_SW_PATCH_VERSION

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

Name	PORT_SW_PATCH_VERSION		
Description	Patch level version number of the PORT module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwPatchVersion Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_Cfg.h file	<pre>#define PORT_SW_PATCH_VERSION (0U)</pre>	

1.1.7 Macro: PORT_DEV_ERROR_DETECT

Table 7 PORT_DEV_ERROR_DETECT

Name	PORT_DEV_ERROR_DETECT	
Description	Enables/disables development error detection	
Verification method The macro is generated as STD_ON if PortDevErrorDetect conset to 'True' else the macro is generated as STD_OFF.		·
Example(s)	Action	Generated output
	PortDevErrorDetect = True	<pre>#define PORT_DEV_ERROR_DETECT (STD_ON)</pre>
	PortDevErrorDetect = False	<pre>#define PORT_DEV_ERROR_DETECT (STD_OFF)</pre>

1.1.8 Macro: PORT_VERSION_INFO_API

Table 8 PORT_VERSION_INFO_API

		
Name	PORT_VERSION_INFO_API	
Description	Enables/disables Port_GetVersionInfo API	
Verification method The macro is generated as STD_ON if PortVersionInfoApi configuration paraset to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action	Generated output
	PortVersionInfoApi = True	<pre>#define PORT_VERSION_INFO_API (STD_ON)</pre>
	PortVersionInfoApi = False	<pre>#define PORT_VERSION_INFO_API (STD_OFF)</pre>

1.1.9 Macro: PORT_SET_PIN_MODE_API

Table 9 PORT_SET_PIN_MODE_API

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

Name	PORT_SET_PIN_MODE_API	
Description	Enables/disables Port_SetPinMode API	
Verification method	The macro is generated as STD_ON if PortSetPinModeApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	PortSetPinModeApi = True	<pre>#define PORT_SET_PIN_MODE_API (STD_ON)</pre>
	PortSetPinModeApi = False	<pre>#define PORT_SET_PIN_MODE_API (STD_OFF)</pre>

1.1.10 Macro: PORT_SET_PIN_DIRECTION_API

Table 10 PORT_SET_PIN_DIRECTION_API

Name	PORT_SET_PIN_DIRECTION_API	
Description	Enables/disables Port_SetPinDirection API	
Verification method	The macro is generated as STD_ON if PortSetPinDirectionApi configuration parameter is set to 'True' else the macro is generated as STD_OFF	
Example(s)	Action Generated output	
	PortSetPinDirectionApi = True	<pre>#define PORT_SET_PIN_DIRECTION_API (STD_ON)</pre>
	PortSetPinDirectionApi = False	<pre>#define PORT_SET_PIN_DIRECTION_API (STD_OFF)</pre>

1.1.11 Macro: PORT_INIT_API_MODE

Table 11 PORT_INIT_API_MODE

Name	PORT_INIT_API_MODE	
Description	Decides the mode of execution of Init API.	
Verification method	The macro is generated as PORT_MCAL_USER1 if PortInitApiMode configuration parameter is set to 'PORT_MCAL_USER1' else the macro is generated as PORT_MCAL_SUPERVISOR.	
Example(s)	Action Generated output	
	PortInitApiMode = PORT_MCAL_USER1	<pre>#define PORT_INIT_API_MODE (PORT_MCAL_USER1)</pre>
		#define PORT_INIT_API_MODE (PORT_MCAL_SUPERVISOR)



PORT driver

1.1.12 Macro: PORT_SAFETY_ENABLE

Table 12 PORT_SAFETY_ENABLE

-	-		
Name	PORT_SAFETY_ENABLE		
Description	Enables/disables safety feature	Enables/disables safety features	
Verification method	The macro is generated as STD_ON if PortSafetyEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	PortSafetyEnable= True	<pre>#define PORT_SAFETY_ENABLE (STD_ON)</pre>	
	PortSafetyEnable= False	<pre>#define PORT_SAFETY_ENABLE (STD_OFF)</pre>	

1.1.13 Macro: PORT_INIT_CHECK_API

Table 13 PORT_INIT_CHECK_API

Name	PORT_INIT_CHECK_API	
Description	Enables/disables the Port_InitCheck API.	
Verification method	The macro is generated as STD_ON if PortInitCheckApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	PortInitCheckApi = True	#define PORT_INIT_CHECK_API (STD_ON)
	PortInitCheckApi = False	<pre>#define PORT_INIT_CHECK_API (STD_OFF)</pre>

1.1.14 Macro: PORTS_AVAILABLE_00_31

Table 14 PORTS_AVAILABLE_00_31

Name	PORTS_AVAILABLE_00_31	
Description	Specifies the ports between 0 – 31 which are available on the microcontroller.	
	Note: The macro is not configurable by the user.	
Verification method	The macro is generated as a bit-wise numeric representation of ports (Port0 to Port31) available in hardware.	
	Bit0 correspond to Port0 up to Bit31 which corresponds to Port31.	
	1 represents a port is available and 0 represents as not available.	
Example(s)	Action Generated output	
	Port Available = 3 4 5 6 7 8 9 16 17 18 19 30 31	<pre>#define PORTS_AVAILABLE_00_31 (0xc00f03f8U)</pre>

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

Port Available = 0 1 2 10 11 12	#define PORTS AVAILABLE 00 31
13 14 15 20 21 22 23 24 25 26	(0xc7f0fc07U)
30 31	

1.1.15 Macro: PORTS_AVAILABLE_32_63

Table 15 PORTS_AVAILABLE_32_63

Table 15 FOR 13_AVAILABLE_32_05			
Name	PORTS_AVAILABLE_32_63	PORTS_AVAILABLE_32_63	
Description	Specifies the ports available between 32 – 63 on the microcontroller.		
	Note: The macro is not configurable by the user.		
Verification method	The macro is generated as a bit-wise numeric representation of ports (Port32 to Port63) available in hardware.		
	Bit0 correspond to Port32 up to Bit31 which corresponds to Port63.		
	1 represents a port is available and 0 represents as not available.		
Example(s)	Action Generated output		
	Port Available: 35 36 37 38 39 40 41	<pre>#define PORTS_AVAILABLE_32_63 (0x000003f8U)</pre>	
	Port Available: 32 33 34 40 41	<pre>#define PORTS_AVAILABLE_32_63 (0x00000307U)</pre>	

1.1.16 Macro: PORTS_READONLY_00_31

Table 16 PORTS_READONLY_00_31

Name	PORTS READONLY 00 31		
Name	OKTS_KEADONET_00_51		
Description	Specifies the ports between 0 -31 which are read only on the microcontroller.		
	Note: The macro is not configurable by the user.		
Verification method	The macro is generated as a bit-wise numeric representation of ports (Port0 to Port31) which are read only in hardware.		
	Bit0 correspond to Port0 up to Bit31 which corresponds to Port31.		
	1 represents a port is read only else 0.		
Example(s)	Action	Action Generated output	
	Read only ports: 40 41	#define PORTS_READONLY_00_31 (0x00000000)	
	Read only ports: 0 1 2 3 4 5 6 7 8 9 10	<pre>#define PORTS_READONLY_00_31 (0x000007ffU)</pre>	

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

1.1.17 Macro: PORTS_READONLY_32_63

Table 17 PORTS_READONLY_00_31

Table 17 FOR 15_READONL1_00_51			
Name	PORTS_READONLY_32_63	PORTS_READONLY_32_63	
Description	Specifies the ports between 0 – 32 which are read only on the microcontroller.		
	Note: The macro is not configurable by the user.		
Verification method	The macro is generated as a bit-wise numeric representation of ports (Port32 to Port63) read only in hardware. Bit0 correspond to Port32 up to Bit31 which corresponds to Port63.		
	1 represents a port is read only else 0.		
Example(s)	Action Generated output		
	Read only ports: 1 2 3 4 5 6 7 8 9 10	#define PORTS_READONLY_32_63 (0x000000000)	
	Read only ports: 40 41 #define PORTS_READONLY_32_63 (0x00000300U)		

1.1.18 Macro: PORT_MAX_NUMBER

Table 18 PORT_MAX_NUMBER

Name	PORT_MAX_NUMBER	
Description	Number of the maximum port available in the microcontroller	
	Note: The macro is not configurable by the user.	
Verification method	The macro is generated as a numeric value based on the maximum port which is available in the hardware	
Example(s)	Action Generated output	
	Maximum port available = 20	<pre>#define PORT_MAX_NUMBER (20U)</pre>
	Maximum port available = 41	#define PORT_MAX_NUMBER (41U)

1.1.19 Macro: PORT_MAX_PIN_ID

Table 19 PORT MAX_PIN_ID

Name	PORT_MAX_PIN_ID	
Description	Number of the maximum port pin available in the microcontroller	
Verification method	The macro is generated as the (maximum pin available in hardware + (maximum port available in hardware* 16))	
Example(s)	Action	Generated output

MCAL Configuration Verification Manual for PORT



32-bit TriCore™ AURIX™ TC3xx microcontroller family

PORT driver

Maximum port available= 10 Maximum pin available = 8	<pre>#define PORT_MAX_PIN_ID (0xA8U)</pre>
Maximum port available= 41 Maximum pin available = 15	<pre>#define PORT_MAX_PIN_ID (0x29fU)</pre>

1.1.20 Macro: PORT_TOTAL_AVAILABLE_PORTS

PORT_TOTAL_AVAILABLE_PORTS Table 20

Name	PORT_TOTAL_AVAILABLE_PORTS	
Description	Maximum number of pin available across all ports.	
Verification method	The macro is generated based on the maximum number of pin available across all ports. Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Maximum pin available = 16	<pre>#define PORT_TOTAL_AVAILABLE_PORTS (16U)</pre>

Macro: PORT_MAX_LPCR_REG 1.1.21

Table 21 PORT_MAX_LPCR_REG

Name	PORT_MAX_LPCR_REG	
Description	Maximum number of LPCR registers	
Verification method	The macro is generated based on maximum number of LPCR registers available in hardware. Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_Cfg.h file	<pre>#define PORT_MAX_LPCR_REG (7U)</pre>

Macro: PORT14_PDISC_MASK 1.1.22

Table 22 PORT14_PDISC_MASK

Name	PORT14_PDISC_MASK	
Description	Macro that defines the derivate for errata PORTS_TC.H012.	
	It is applicable only if Port14 pin9 and pin10 is configured as LVDS enabled and device is TC397, TC397_ADAS or TC387.	
Verification method	The macro is generated as 0x800U if the errata PORTS_TC.H012 is applicable for the microcontroller derivative, that is if Port14 pin9 and pin10 is configured as LVDS	

MCAL Configuration Verification Manual for PORT

32-bit TriCore™ AURIX™ TC3xx microcontroller family





		enabled and device is TC397, TC397_ADAS or TC387, else macro is generated as 0x0 Note: The macro is not user configurable.	
Example(s) Action Generated output		Generated output	
	Errata PORTS_TC.H012 is not applicable	<pre>#define PORT14_PDISC_MASK (0U)</pre>	
	Errata PORTS_TC.H012 is applicable	<pre>#define PORT14_PDISC_MASK (0x800U)</pre>	

1.1.23 Macro: PORTS_LVDS_00_31

Table 23 PORTS_LVDS_00_31

Name	PORTS_LVDS_00_31	
Description	Specify the LVDS ports between 0 – 31 available on the microcontroller	
Verification method	The macro is generated as a bit-wise numeric representation of LVDS ports (Port0 to Port31) in hardware.	
	Bit0 correspond to Port0 up to Bit31 which corresponds to Port31.	
	1 represents a port that support LVDS and 0 represent the port which doesn't support LVDS.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	LVDS ports: 0 1 2 3 4 5 6 7 8 9 10 11 30 31	<pre>#define PORTS_LVDS_00_31 (0xc0000fffU)</pre>
	LVDS ports: 13 14 15 21 22	#define PORTS_LVDS_00_31 (0x0060e000U)

1.1.24 Macro: PORTS_LVDS_32_63

Table 24 PORTS_LVDS_32_63

Example(s)	Action	Generated output	
	Note: The macro is not user configurable.		
	to Port63) in hardware. Bit0 correspond to Port32 up to Bit31 which corresponds to Port63. 1 represents a port that support LVDS and 0 represent the port which doesn't support LVDS.		
Verification method	The macro is generated as a bit-wise numeric representation of LVDS ports (Port32		
Description	Specify the LVDS ports betw	Specify the LVDS ports between 32 – 63 available on the microcontroller	
Name	PORTS_LVDS_32_63		

MCAL Configuration Verification Manual for PORT

32-bit TriCore™ AURIX™ TC3xx microcontroller family





LVDS ports: 32 33 34 35 36 37 38 39 40 41 42 43 62 63	<pre>#define PORTS_LVDS_32_63 (0xc0000fffU)</pre>
LVDS ports:44 45 46 47 52 53	#define PORTS_LVDS_32_63 (0x0030f000U)

1.1.25 Macro: PORTS_PCSR_00_31

Table 25 PORTS_PCSR_00_31

dbtc 25		
Name	PORTS_PCSR_00_31	
Description	Specify the PCSR ports between 00 – 31 available on the microcontroller	
Verification method	The macro is generated as a bit-wise numeric representation of PCSR ports (Port0 to Port31) in hardware.	
	Bit0 correspond to Port0 up to Bit31 which corresponds to Port31.	
	1 represents a port that support PCSR and 0 represent the port which doesn't support PCSR.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	PCSR supported ports: 0 2 4 6 8 10 12 13 14 15 30 31	<pre>#define PORTS_PCSR_00_31 (0xc000f555)</pre>
	PCSR supported ports: 1 3 5 7 9 11 16 17 18 19 20 30 31	<pre>#define PORTS_PCSR_00_31 (0xc00f0aaa)</pre>

1.1.26 Macro: PORTS_PCSR_32_63

Table 26 PORTS_PCSR_32_63

Name	PORTS_PCSR_32_63	
Description	Specify the PCSR ports between 32 – 63 available on the microcontroller	
Verification method	The macro is generated as a bit-wise numeric representation of PCSR ports (Port32 to Port63) in hardware. Bit0 correspond to Port32 up to Bit31 which corresponds to Port63. 1 represents a port that support PCSR and 0 represent the port which doesn't support PCSR.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	PCSR supported ports: 32 34 36 38 40 42 44 46 48 50 52 54 55 56 57 62 63	<pre>#define PORTS_PCSR_32_63 (0xc0d55555)</pre>
	PCSR supported ports: 33 35 37 39 41 43 45 47 49 51 53 62 63	<pre>#define PORTS_PCSR_32_63 (0xc02aaaaa)</pre>



PORT driver

1.1.27 Macro: PORT_AVAILABLE_PINS_PORT<PortNumber>

Table 27 PORT_AVAILABLE_PINS_PORT<PortNumber>

able 21 PORT_AVAILABLE_PIN3_PORT > PORT > PO		
Name	PORT_AVAILABLE_PINS_PORT <p< th=""><th>PortNumber></th></p<>	PortNumber>
Description	Specifies the pins available in a port.	
Verification method	The macro is generated as bit-wise numeric representation of pins (Pin0 to Pin15) available in each ports of the microcontroller. Bit0 correspond to Pin0 up to Bit15 which corresponds to Pin15. Each macro is generated for each port up to the maximum port available in hardware. The macro will not be generated for the port which is not present in hardware. Note: The macro is not user configurable.	
Example(s)	Action Maximum port available: 6 Pins available for Port 0: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Port 2: 1 2 3 4 6 7 8 9 11 12 13 Port 4: 8 9 10 11 12 13 14 15 Port 6: 0 1 2 3 4 5 6 7 8	#define PORT_AVAILABLE_PINS_PORT0 (0xffff) #define PORT_AVAILABLE_PINS_PORT2 (0xcbde) #define PORT_AVAILABLE_PINS_PORT4 (0xff00) #define PORT_AVAILABLE_PINS_PORT6 (0x00ff)
	Maximum port available: 7 Pins available for Port 1: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Port 3: 1 2 3 4 6 7 8 9 11 12 13 Port 5: 8 9 10 11 12 13 14 15 Port 7: 0 1 2 3 4 5 6 7 8	<pre>#define PORT_AVAILABLE_PINS_PORT1 (0xffff) #define PORT_AVAILABLE_PINS_PORT3 (0xcbde) #define PORT_AVAILABLE_PINS_PORT5 (0xff00) #define PORT_AVAILABLE_PINS_PORT7 (0x00ff)</pre>

1.1.28 Macro: PORTS_PDISC_00_31

Table 28 PORTS_PDISC_00_31

Name	PORTS_PDISC_00_31
Description	Specify the analog/digital input ports between 00 – 31 available on the microcontroller.
Verification method	The macro is generated as a bit-wise numeric representation of analog/digital ports (Port0 to Port31) in hardware.
	Bit0 correspond to Port0 up to Bit31 which corresponds to Port31. 1 represents a port that support analog/digital inputs and 0 represent the port



PORT driver

		which doesn't support both analog/digital inputs. Note: The macro is not user configurable.	
Example(s)	Action	Generated output	
	Analog/digital ports: 0 1 2 10 11 30 31	<pre>#define PORTS_PDISC_00_31 (0xc0000c07U)</pre>	
	Analog/digital ports : 12 13 15 19 20 30 31	<pre>#define PORTS_PDISC_00_31 (0xc018b000U)</pre>	

1.1.29 Macro: PORTS_PDISC_32_63

Table 29 PORTS_PDISC_32_63

Name	PORTS_PDISC_32_63	PORTS_PDISC_32_63	
Description	Specify the analog/digital input ports available between 32 – 63 on the microcontroller.		
Verification method	The macro is generated as a bit-wise numeric representation of analog/digital ports (Port32 to Port63) in hardware. Bit0 correspond to Port32 up to Bit31 which corresponds to Port63. 1 represents a port that support analog/digital inputs and 0 represent the port which doesn't support both analog/digital inputs. Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Analog/digital ports : 32 33 34 42 43 62 63	<pre>#define PORTS_PDISC_32_63 (0xc0000c07U)</pre>	
	Analog/digital ports : 44 45 46 51 52 62 63	<pre>#define PORTS_PDISC_32_63 (0xc018b000U)</pre>	

1.1.30 Macro:

PortConf_PortContainer_<ContainerNumber>_PORT_<PortNumber>_PIN_<PinNumber>

Table 30 PortConf_PortContainer_<ContainerNumber>_PORT_<PortNumber>_PIN_<PinNumber>

Name	PortConf_PortContainer_ <containernumber>_PORT_<portnumber>_PIN_<pinnum< th=""></pinnum<></portnumber></containernumber>
-	ber>
Description	Specify the symbolic name for available port pin in the micro controller.
	<containernumber> represents the suffixed value of container name in</containernumber>
	PortConfigSet\PortContainer.
	<portnumber> represent the actual port number.</portnumber>
	<pinnumber> represents the pin available in the port.</pinnumber>
Verification method	The macro is generated as the (<pinnumber> + (<portnumber> * 16))</portnumber></pinnumber>



PORT driver

Example(s)	Action	Example(s)
	Available ports: 0 2 4 Pins available in port 0: 0 15	<pre>#define PortConf_PortContainer_0_PORT_0_PIN_ 0 (Port PinType) (0x0000U)</pre>
	Pins available in port 2: 2 14 Pins available in port 4: 7 11	<pre>#define PortConf_PortContainer_0_PORT_0_PIN_ 15 (Port_PinType) (0x000fU)</pre>
		<pre>#define PortConf_PortContainer_1_PORT_2_PIN_ 2 (Port_PinType) (0x0022U)</pre>
		<pre>#define PortConf_PortContainer_1_PORT_2_PIN_ 14 (Port_PinType)(0x002eU)</pre>
		<pre>#define PortConf_PortContainer_2_PORT_4_PIN_ 7 (Port_PinType) (0x0047U)</pre>
		<pre>#define PortConf_PortContainer_2_PORT_4_PIN_ 11 (Port_PinType)(0x004bU)</pre>
	Available ports: 1 3 5 Pins available in port 1: 2 12 Pins available in port 3: 5 9	<pre>#define PortConf_PortContainer_0_PORT_1_PIN_ 2 (Port_PinType) (0x0012U)</pre>
	Pins available in port 5: 8 11	<pre>#define PortConf_PortContainer_0_PORT_1_PIN_ 12 (Port_PinType)(0x001cU)</pre>
		<pre>#define PortConf_PortContainer_1_PORT_3_PIN_ 5 (Port_PinType) (0x0035U)</pre>
		<pre>#define PortConf_PortContainer_1_PORT_3_PIN_ 9 (Port_PinType)(0x0039U)</pre>
		<pre>#define PortConf_PortContainer_2_PORT_5_PIN_ 8 (Port_PinType)(0x0058U)</pre>
		<pre>#define PortConf_PortContainer_2_PORT_5_PIN_ 11 (Port_PinType)(0x004bU)</pre>

1.2 File: Port[_<variant>]_PBcfg.c

The generated source file contains all post-build configuration parameters. Post-build time configuration mechanism allows configurable functionality of PORT driver that is deployed as object code. The file is generated in 'src' folder.



PORT driver

1.2.1 Macro: Portx_lPdrConfig1(Pd0,Pd1,Pd2,Pd3,Pd4,Pd5,Pd6,Pd7)

Table 31 Portx_lPdrConfig1(Pd0,Pd1,Pd2,Pd3,Pd4,Pd5,Pd6,Pd7)

Table 31 POICX_	irui comigi(ruo,rui,ruz,rus,r	-44,545,540,541/
Name	Portx_lPdrConfig1(Pd0,Pd1,Pd2,Pd3,Pd4,Pd5,Pd6,Pd7)	
Description	Function line macro definition f	for PORT pad drive control register Pn_PDR0.
Verification method	The macro is generated to set corresponding bits of Pn_PDR0. Each Pd <x> is 4 bits and corresponds to respective bit positions (x * 4) where x = 0 to 7. Note: The macro is not user configurable.</x>	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define Portx_lPdrConfig1(Pd0,Pd1,Pd2,Pd3,Pd 4,Pd5,Pd6,Pd7)</pre>

1.2.2 Macro: Portx_lPdrConfig2 (Pd8,Pd9,Pd10,Pd11,Pd12,Pd13,Pd14,Pd15)

Table 32 Portx_lPdrConfig2(Pd8,Pd9,Pd10,Pd11,Pd12,Pd13,Pd14,Pd15)

Name	Portx_lPdrConfig2(Pd8,Pd9,Pd10	Portx_lPdrConfig2(Pd8,Pd9,Pd10,Pd11,Pd12,Pd13,Pd14,Pd15)	
Description	Function like macro definition fo	r PORT pad drive control register Pn_PDR1.	
Verification method		rresponding bits of Pn_PDR1. Each Pd $<$ x $>$ is 4 bits t positions ((x-8) * 4) where x = 8 to 15.	
	Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define Portx_lPdrConfig2(Pd8,Pd9,Pd10,Pd11 ,Pd12,Pd13,Pd14,Pd15)</pre>	



PORT driver

1.2.3 Macro:

Port_lDiscSet(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)

Table 33 Port_lDiscSet(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)

Table 33 Port_l	DiscSet(b0,b1,b2,b3,b4,b5,b6,l	o7,b8,b9,b10,b11,b12,b13,b14,b15)	
Name	Port_IDiscSet(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15) Function like macro definition for PORT Pad Decision Control Register PDISC.		
Description			
Verification method The macro is generated to s ports where b <x> correspon</x>		et the corresponding bits of PDISC register of available ds to each bit and $x = 0 - 15$. not user configurable.	
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define Port_lDiscSet(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)</pre>	



PORT driver

((uint32)(b10) << (uint32)10) ((uint32)(b11) << (uint32)11) \
((uint32)(b12) << (uint32)12) ((uint32)(b13) << (uint32)13) \
((uint32)(b14) << (uint32)14) ((uint32)(b15) << (uint32)15) \

1.2.4 Macro:

Port_lPcsr(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)

Table 34 Port_lPcsr(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)

Everente/s\	Action	6	anavatad autout
	Note:	The macro is not use	r configurable.
Verification method	The macro is generated to set the corresponding bits of PCSR register of each available port where $b < x >$ corresponds to each bit and $x = 0 - 15$.		
Description	Function like macro definition for PORT Pin Controller Select Register PCSR.		
Name	Port_lPcsr(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)		
		-,-:,,,,,,,	,==,==,==,==,,==,

Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define Port_lPcsr(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)</pre>	
		<pre>(uint32)4) ((uint32)(b5) << (uint32)5) </pre>	
		((uint32)(b10) << (uint32)10) ((uint32)(b11) <<	



PORT driver

(uint32)11) \
((uint32)(b12) << (uint32)12) ((uint32)(b13) << (uint32)13) \
((uint32)(b14) << (uint32)14) ((uint32)(b15) << (uint32)15) \
))

1.2.5 Macro:

Port_lLvds(REN_CTRL,RX_EN,TERM,LRTXERM,LVDSM,PS,TEN_CTRL,TX_EN, VIDFFADJ,VOSDYN,VOSEXT,TX_PD,TX_PWDPD)

Table 35 Port_lLvds(REN_CTRL,RX_EN,TERM,LRTXERM,LVDSM,PS,TEN_CTRL,TX_EN, VIDFFADJ,VOSDYN,VOSEXT,TX_PD,TX_PWDPD)

	3,40351K,4032K1,11X_1 5,11X_1 H51 5/	
Name	Port_lLvds(REN_CTRL,RX_EN,TERM,LRTXERM,LVDSM,PS,TEN_CTRL,TX_EN, VIDFFADJ,VOSDYN,VOSEXT,TX_PD,TX_PWDPD)	
Description	Macro definition for configuring LPCR register for LVDS support.	
Verification method	The macro is generated to set the bits of LPCR register. ((uint32)(

Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define Port_lLvds(REN_CTRL,RX_EN,TERM,LRTX ERM,LVDSM,PS,TEN_CTRL,TX_EN,\</pre>
		VIDFFADJ, VOSDYN, VOSEXT, TX_PD, TX_PWD PD) \
		((uint32)(
		((uint32)(REN_CTRL)) ((uint32)(RX_EN) << (uint32)1) \
		((uint32)(TERM) << (uint32)2) ((uint32)(LRTXERM) <<



PORT driver

```
(uint32)3) | \
           ((uint32)(LVDSM) <<
(uint32)6) | ((uint32)(PS) <<
(uint32)7) |
           ((uint32)(TEN CTRL) <<
(uint32)8) |
            ((uint32)(TX EN) <<
(uint32)9) | ((uint32) (VIDFFADJ) <<</pre>
(uint32)10) |\
            ((uint32)(VOSDYN) <<
(uint32)12) | ((uint32)(VOSEXT) <<
(uint32)13)|\
           ((uint32)(TX PD) <<
(uint32)14) | ((uint32) (TX PWDPD)
<< (uint32)15)\
           ))
```

1.2.6 Macro: PORT_PIN_DEFAULT

Table 36 PORT_PIN_DEFAULT

Name	PORT_PIN_DEFAULT		
Description	Macro to indicate invalid pins of	valid ports	
Verification method	The macro is generated as 0x10l	The macro is generated as 0x10U.	
	Note: The macro is not	user configurable.	
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	#define PORT_PIN_DEFAULT (0x10U)	

1.2.7 Macro: PORT_PIN_LEVEL_LOW

Table 37 PORT_PIN_LEVEL_LOW

Name	PORT_PIN_LEVEL_LOW		
Description	Defines physical pin low level		
Verification method	The macro is generated as 0x00L	The macro is generated as 0x00U.	
	Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_PIN_LEVEL_LOW (0x00U)</pre>	

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

1.2.8 Macro: PORT_PIN_LEVEL_HIGH

Table 38	PORT PI	N LEVEL	HIGH

_		
Name	PORT_PIN_LEVEL_HIGH	
Description	Defines physical pin high level	
Verification method	The macro is generated as 0x01U	l.
	Note: The macro is not t	user configurable.
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_PIN_LEVEL_HIGH (0x01U)</pre>

1.2.9 Macro: PORT_PIN_IN_PULL_UP

Table 39 PORT_PIN_IN_PULL_UP

_			
Name	PORT_PIN_IN_PULL_UP		
Description	Defines pull up characteristic of port pin		
Verification method	The macro is generated as 0x10U	The macro is generated as 0x10U.	
	Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_PIN_IN_PULL_UP (0x10U)</pre>	

1.2.10 Macro: PORT_PIN_IN_PULL_DOWN

Table 40 PORT_PIN_IN_PULL_DOWN

Name	PORT_PIN_IN_PULL_DOWN	
Description	Define pull down characteristic o	f port pin.
Verification method	The macro is generated as 0x08U	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_PIN_IN_PULL_DOWN (0x08U)</pre>

1.2.11 Macro: PORT_PIN_IN_NO_PULL

Table 41 PORT_PIN_IN_NO_PULL

Name PORT PIN IN NO PULL		Name	PORT_PIN_IN_NO_POLL
--------------------------	--	------	---------------------



PORT driver

Description	Defines no pull characteristic of p	port pin.
Verification method	The macro is generated as 0x00L	J.
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	#define PORT_PIN_IN_NO_PULL (0x00U)

1.2.12 Macro: RFAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE

Table 42 RFAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE

Name	RFAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE	
Description	Defines the RFast pin mode as strong driver sharp edge	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	#define RFAST_PORT_PIN_STRONG_DRIVER_SHARP_E DGE (0x0U)

1.2.13 Macro: RFAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE

Table 43 RFAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE

Name	RFAST_PORT_PIN_STRONG_DF	RIVER_MEDIUM_EDGE
Description	Defines the RFast pin mode as s	trong driver medium edge.
Verification method	The macro is generated as 0x1U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	#define RFAST_PORT_PIN_STRONG_DRIVER_MEDIUM_ EDGE (0x1u)

1.2.14 Macro: RFAST_PORT_PIN_MEDIUM_DRIVER

Table 44 RFAST_PORT_PIN_MEDIUM_DRIVER

Name	RFAST_PORT_PIN_MEDIUM_DRIVER
Description	Defines RFast pin mode as Medium edge.
Verification method	The macro is generated as 0x2U.

MCAL Configuration Verification Manual for PORT

32-bit TriCore™ AURIX™ TC3xx microcontroller family





	Note: The macro is no	The macro is not user configurable.	
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define RFAST_PORT_PIN_MEDIUM_DRIVER (0x2U)</pre>	

1.2.15 Macro: RFAST_PORT_PIN_RGMII_DRIVER

Table 45 RFAST_PORT_PIN_RGMII_DRIVER

Name	PORT_TOTAL_AVAILABLE_PORTS	
Description	Defines RGMII pad driver mode.	
Verification method	The macro is generated as 0x3U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define RFAST_PORT_PIN_RGMII_DRIVER (0x3U)</pre>

1.2.16 Macro: RFAST_PORT_PIN_DEFAULT_DRIVER

Table 46 RFAST_PORT_PIN_DEFAULT_DRIVER

Name	RFAST_PORT_PIN_MEDIUM_DRIVER	
Description	Defines RFast pin default mode.	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	#define RFAST_PORT_PIN_DEFAULT_DRIVER (0x0U)

1.2.17 Macro: FAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE

Table 47 FAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE

Name	FAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE	
Description	Defines Fast pin mode as strong driver sharp edge.	
Verification method	The macro is generated as 0x0U.	
	Note:	The macro is not user configurable.



PORT driver

Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_TOTAL_AVAILABLE_PORTS (16U)</pre>

1.2.18 Macro: FAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE

Table 48 FAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE

Name	FAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE	
Description	Defines Fast pin mode as strong driver medium edge.	
Verification method	The macro is generated as 0x1U.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	#define FAST_PORT_PIN_STRONG_DRIVER_MEDIUM_E DGE (0x1u)

1.2.19 Macro: FAST_PORT_PIN_MEDIUM_DRIVER

Table 49 FAST_PORT_PIN_MEDIUM_DRIVER

Name	FAST_PORT_PIN_MEDIUM_DRIVER	
Description	Defines Fast pin mode as driver medium driver.	
Verification method	The macro is generated as 0x2U.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	<pre>#define FAST_PORT_PIN_MEDIUM_DRIVER (0x2U)</pre>

1.2.20 Macro: FAST_PORT_PIN_DEFAULT_DRIVER

Table 50 FAST_PORT_PIN_DEFAULT_DRIVER

Name	FAST_PORT_PIN_DEFAULT_DRIVER	
Description	Defines Fast pin default mode.	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define FAST_PORT_PIN_DEFAULT_DRIVER (0x0U)</pre>

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

1.2.21 Macro: SLOW_PORT_PIN_MEDIUM_DRIVER_SHARP_EDGE

Table 51 SLOW_PORT_PIN_MEDIUM_DRIVER_SHARP_EDGE

Name	SLOW_PORT_PIN_MEDIUM_DRIVER_SHARP_EDGE	
Description	Defines Slow pin mode as medium driver sharp edge.	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_TOTAL_AVAILABLE_PORTS (16U)</pre>

1.2.22 Macro: SLOW_PORT_PIN_MEDIUM_DRIVER

Table 52 SLOW_PORT_PIN_MEDIUM_DRIVER

- · · · · · -	- -	
Name	SLOW_PORT_PIN_MEDIUM_DRIVER	
Description	Defines Slow pin mode as medium driver.	
Verification method	The macro is generated as 0x1U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define SLOW_PORT_PIN_MEDIUM_DRIVER (0x1u)</pre>

1.2.23 Macro: SLOW_PORT_PIN_DEFAULT_DRIVER

Table 53 SLOW_PORT_PIN_DEFAULT_DRIVER

Name	SLOW_PORT_PIN_DEFAULT_DRIVER	
Description	Defines Slow pin default mode.	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define SLOW_PORT_PIN_DEFAULT_DRIVER (0x0U)</pre>

1.2.24 Macro: PORT_PIN_PAD_STRENGTH_DEFAULT

Table 54 PORT_PIN_PAD_STRENGTH_DEFAULT

Name	PORT_PIN_PAD_STRENGTH_DEFAULT
------	-------------------------------

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

Description	Defines default pad strength for input pins	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	#define PORT_PIN_PAD_STRENGTH_DEFAULT (0x0U)

1.2.25 Macro: PORT_PIN_PAD_LEVEL_DEFAULT

Table 55 PORT_PIN_PAD_LEVEL_DEFAULT

Name	PORT_PIN_PAD_LEVEL_DEFAULT		
Description	Defines default pad level for output pins.		
Verification method	The macro is generated as 0x0U.		
	Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_PIN_PAD_LEVEL_DEFAULT (0x0U)</pre>	

1.2.26 Macro: PORT_PIN_PAD_DEFAULT

Table 56 PORT_PIN_PAD_DEFAULT

Name	PORT_PIN_PAD_DEFAULT		
Description	Defines pad strength for port pin which is not available.		
Verification method	The macro is generated as 0x0U.		
	Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	#define PORT_PIN_PAD_DEFAULT (0x0U)	

1.2.27 Macro: PORT_PIN_OUT_PUSHPULL

Table 57 PORT_PIN_OUT_PUSHPULL

Name	PORT_PIN_OUT_PUSHPULL
Description	Defines port output pin push pull characteristic.
Verification method	The macro is generated as 0x00U.

MCAL Configuration Verification Manual for PORT

32-bit TriCore™ AURIX™ TC3xx microcontroller family





	Note: The macro is not	The macro is not user configurable.	
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_PIN_OUT_PUSHPULL (0x00U)</pre>	

1.2.28 Macro: PORT_PIN_OUT_OPENDRAIN

Table 58 PORT_PIN_OUT_OPENDRAIN

Name	PORT_PIN_OUT_OPENDRAIN	
Description	Defines port output pin open drain characteristic.	
Verification method	The macro is generated as 0x40U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_PIN_OUT_OPENDRAIN (0x40U)</pre>

1.2.29 Macro: PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE

Table 59 PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE

Name	PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE	
Description	Defines automotive level input pad supply voltage	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	#define PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE (0x0U)

1.2.30 Macro: PORT_INPUT_LEVEL_TTL_3_3V

Table 60 PORT_INPUT_LEVEL_TTL_3_3V

Name	PORT_INPUT_LEVEL_TTL_3_3V	
Description	Defines TTL level for 3.3V pad supply.	
Verification method	The macro is generated as 0xCU.	
	Note:	The macro is not user configurable.

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_INPUT_LEVEL_TTL_3_3V (0xCU)</pre>

1.2.31 Macro: PORT_INPUT_LEVEL_TTL_5_0V

Table 61 PORT_INPUT_LEVEL_TTL_5_0V

Table 61 PORT_INPOT_LEVEL_TIL_5_0V		
Name	PORT_INPUT_LEVEL_TTL_5_0V	
Description	Defines TTL level for 5V pad supply.	
Verification method	The macro is generated as 0x8U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_INPUT_LEVEL_TTL_5_0V (0x8U)</pre>

1.2.32 Macro: PORT_RGMII_INPUT

Table 62 PORT_RGMII_INPUT

Name	PORT_RGMII_INPUT	
Description	Defines only for pads with RGMII input buffer.	
Verification method	The macro is generated as 0x03U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_RGMII_INPUT (0x03U)</pre>

1.2.33 Macro: PORT_PIN_ANALOG_INPUT_ENABLE

Table 63 PORT_PIN_ANALOG_INPUT_ENABLE

Name	PORT_PIN_ANALOG_INPUT_ENABLE	
Description	Enables analog input for port pin	
Verification method	The macro is generated as 0x1U.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_PIN_ANALOG_INPUT_ENABLE (0x1U)</pre>

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

1.2.34 Macro: PORT_PIN_ANALOG_INPUT_DISABLE

Table 64 PORT_PIN_ANALOG_INPUT_DISABLE

Name	PORT_PIN_ANALOG_INPUT_DISABLE	
Description	Disables analog input for port pin	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_PIN_ANALOG_INPUT_DISABLE (0x0U)</pre>

1.2.35 Macro: PORT_PCSR_ENABLE

Table 65 PORT_PCSR_ENABLE

Name	PORT_PCSR_ENABLE	
Description	Enables PCSR support for port pin	
Verification method	The macro is generated as 0x1U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	#define PORT_PCSR_ENABLE (0x1U)

1.2.36 Macro: PORT_PCSR_DISABLE

Table 66 PORT_PCSR_DISABLE

Name	PORT_PCSR_DISABLE	
Description	Disables PCSR support for port pin	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	#define PORT_PCSR_DISABLE (0x0U)

1.2.37 Macro: PORT_PCSR_DEFAULT

Table 67 PORT_PCSR_DEFAULT

Name	PORT_PCSR_DEFAULT
Description	Corresponds to port pins which do not have PCSR support

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

Verification method	The macro is generated as 0x0.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	#define PORT_PCSR_DEFAULT (0x0U)

1.2.38 Macro: PORT_LVDS_PORT_CONTROLLED

Table 68 PORT_LVDS_PORT_CONTROLLED

Name	PORT_LVDS_PORT_CONTROLLED	
Description	LVDS pin pair is controlled by pad control register.	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_PORT_CONTROLLED (0x0U)</pre>

1.2.39 Macro: PORT_LVDS_HSCT_CONTROLLED

Table 69 PORT_LVDS_HSCT_CONTROLLED

Name	PORT_LVDS_HSCT_CONTROLLED	
Description	LVDS pin pair is controlled by HSCT module.	
Verification method	The macro is generated as 0x1U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_HSCT_CONTROLLED (0x1U)</pre>

1.2.40 Macro: PORT_LVDS_ENABLE

Table 70 PORT_LVDS_ENABLE

Example(s)	Action		Generated output
	Note: The macro is not user configurable.		
Verification method	The macro is generated as 0x1U.		
Description	Enables LVDS supported pin pair		
Name	PORT_LVDS_ENABLE		

MCAL Configuration Verification Manual for PORT







Generate Port_PBcfg.c file	#define PORT_LVDS_ENABLE
	(0x1U)

1.2.41 Macro: PORT_LVDS_DISABLE

Table 71 PORT_LVDS_DISABLE

Name	PORT_LVDS_DISABLE	
Description	Disables LVDS supported pin pair	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_DISABLE (0x0U)</pre>

1.2.42 Macro: PORT_LVDS_INTERNAL_TERMINATION

Table 72 PORT_LVDS_INTERNAL_TERMINATION

Name	PORT_LVDS_INTERNAL_TERMINATION		
Description	Receiver internal termination m	Receiver internal termination mode.	
Verification method	The macro is generated as 0x1U.		
	Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_INTERNAL_TERMINATION (0x1U)</pre>	

1.2.43 Macro: PORT_LVDS_EXTERNAL_TERMINATION

Table 73 PORT_LVDS_EXTERNAL_TERMINATION

- · · · · · -	_	
Name	PORT_LVDS_EXTERNAL_TERMINATION	
Description	Receiver external termination mode.	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_EXTERNAL_TERMINATION (0x0U)</pre>



PORT driver

1.2.44 Macro: PORT_LVDS_POLY_RESISTOR_TERM

Table 74 PORT_LVDS_POLY_RESISTOR_TERM

Name	PORT_LVDS_POLY_RESISTOR_TERM		
Description	LVDS RX poly-resistor configuration value.		
Verification method	The macro is generated as 0x0U.		
	Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_POLY_RESISTOR_TERM (0x0U)</pre>	

1.2.45 Macro: PORT_LVDS_LVDSM

Table 75 PORT_LVDS_LVDSM

Name	PORT_LVDS_LVDSM		
Description	Reduced frequency mode of the receiver.		
Verification method	The macro is generated as 0x1U.		
	Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Port_PBcfg.c file	#define PORT_LVDS_LVDSM (0x1U)	

1.2.46 Macro: PORT_LVDS_LVDSH

Table 76 PORT_LVDS_LVDSH

Name	PORT_LVDS_LVDSH			
Description	High frequency mode of receiver			
Verification method	The macro is generated as 0x0U.	The macro is generated as 0x0U.		
	Note: The macro is not user configurable.			
Example(s)	Action Generated output			
	Generate Port_PBcfg.c file	#define PORT_LVDS_LVDSH (0x0U)		

1.2.47 Macro: PAD_SUPPLY_3_3V

Table 77 PAD_SUPPLY_3_3V

Name	PAD_SUPPLY_3_3V
Description	3.3V supply voltage for pad-pair.

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

Verification method	The macro is generated as 0x0U.		
	Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Port_PBcfg.c file	#define PAD_SUPPLY_3_3V	(0x0U)

1.2.48 Macro: PAD_SUPPLY_5_0V

Table 78 PAD_SUPPLY_5_0V

The state of the s			
Name	PAD_SUPPLY_5_0V		
Description	5V supply voltage for pad pair.		
Verification method	The macro is generated as 0x1U.		
	Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	#define PAD_SUPPLY_5_0V (0x1U)	

1.2.49 Macro: PORT_LVDS_LVDS_VDIFF_ADJ

Table 79 PORT_LVDS_LVDS_VDIFF_ADJ

Name	PORT_LVDS_LVDS_VDIFF_ADJ		
Description	LVDS output amplitude is adjusted to 3.2 mA		
Verification method	The macro is generated as 0x1U.		
	Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_LVDS_VDIFF_ADJ (0x1U)</pre>	

1.2.50 Macro: PORT_LVDS_VOSDYN

Table 80 PORT_LVDS_VOSDYN

Name	PORT_LVDS_VOSDYN		
Description	Defines output voltage offset change mode as dynamic.		
Verification method	The macro is generated as 0x1U (Dynamic mode).		
	Note: The macro is not user configurable.		
Example(s)	Action		Generated output

MCAL Configuration Verification Manual for PORT

32-bit TriCore™ AURIX™ TC3xx microcontroller family





Generate Port_PBcfg.c file	#define	PORT	LVDS	_VOSDYN	(0x1U)
----------------------------	---------	------	------	---------	--------

1.2.51 Macro: PORT_LVDS_VOSEXT

Table 81 PORT_LVDS_VOSEXT

Name	PORT_LVDS_VOSEXT		
Description	Defines tune bit to change the measurement point of output offset mode to internal replica.		
Verification method	The macro is generated as 0x0U. Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_VOSEXT (0x0U)</pre>	

1.2.52 Macro: PORT_LVDS_POWER_DOWN

Table 82 PORT_LVDS_POWER_DOWN

Name	PORT_LVDS_POWER_DOWN			
Description	LVDS power down	LVDS power down		
Verification method	The macro is generated as 0x1U.			
	Note: The macro is not user configurable.			
Example(s)	Action Generated output			
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_POWER_DOWN (0x1U)</pre>		

1.2.53 Macro: PORT_LVDS_TX_PWDPD_ENABLE

Table 83 PORT_LVDS_TX_PWDPD_ENABLE

Name	PORT_LVDS_TX_PWDPD_ENABLE		
Description	Enabled TX power down pull down resistor.		
Verification method	The macro is generated as 0x1U.		
	Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_TX_PWDPD_ENABLE (0x1U)</pre>	

RESTRICTED

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



PORT driver

1.2.54 Macro: PORT_LVDS_TX_PWDPD_DISABLE

Table 84 PORT_LVDS_TX_PWDPD_DISABLE

		
Name	PORT_LVDS_TX_PWDPD_DISABLE	
Description	Disabled TX power down pull down resistor.	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_TX_PWDPD_DISABLE (0x0U)</pre>

1.2.55 Macro: PORT_LVDS_DEFAULT

Table 85 PORT LVDS DEFAULT

Tuble 65 TORT_EVES_BETACET		
Name	PORT_LVDS_DEFAULT	
Description	Default value for LVDS Pad control register bits.	
Verification method	The macro is generated as 0x0U.	
	Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Port_PBcfg.c file	<pre>#define PORT_LVDS_DEFAULT (0x0U)</pre>



Table of contents

1.2.56 Structure: Port_Config[_<variant>]

Table 86	Port_Config[_ <variant>]</variant>	
----------	------------------------------------	--

Name	Port_Config[_ <variant>]</variant>	
Туре	Port_ConfigType	
Description	Root configuration structure of PORT driver which will be used during initialization.	
Verification method	The generated structure is present in Port [_ <variant>]_PBcfg.c file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action	Generated output
	Configure PORT driver and generate. (variant-unaware)	<pre>const Port_ConfigType Port_Config = { /* Port Configuration set */ &Port_kConfiguration[0], /* Port 40-th Disc configuration set */ &Port_DiscSet[0], &Port_kPinSupportedModes[0], /* LVDS configuration */ &Port_kLVDSConfig[0], /* PCSR Configuration */</pre>
		&Port_kPCSRConfig[0] };
	Configure PORT driver and generate. (variant-aware. Variant name is 'Petrol')	<pre>const Port_ConfigType Port_Config_Petrol = {</pre>
		<pre>/* Port Configuration set */ &Port_kConfiguration[0], /* Port 40-th Disc configuration set */ NULL_PTR, /* LVDS configuration */ NULL_PTR, /* PCSR Configuration */ &Port_kPCSRConfig[0]</pre>

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

	}:

Member: Port_kConfiguration[NumberOfPortsAvailable] 1.2.56.1

Table 87 Port_k	Configuration[NumberOfPortsA	vailable]	
Name	Port_kConfiguration[NumberOf	Port_kConfiguration[NumberOfPortsAvailable]	
Туре	Port_n_ConfigType		
Description	Array of port specific configurat	ion.	
Verification method	The generated structure member is present in the Port_Config[_ <variant>] structure. Array size depends on the number of ports available in the microcontroller. For an available port the structure includes the pin configuration of that port. The generated structure member contains an array entry for each user-configured Port at 'PortContainer' container.</variant>		
	IOCR register configuration is generated by doing OR operation on 'PortPinDirection', 'PortPinOutputPinDriveMode' and 'PortPinInitialMode' for output pins and 'PortPinInputPullResistor', 'PortPinDirection' and 'PortPinInitialMode' for input pins Configured value in 'PortPinLevelValue' is taken as the initial level configuration.		
	Port pin driver strength for the pin 0 to 7 is derived in the function like macro 'Portx_lPdrConfig1' and pin 8 to 15 in 'Portx_lPdrConfig2'. And the parameters part to the macro is derived by OR operation on the configuration parameter PortPinInputPadLevel and PortPinOutputPadDriveStrength values of respective put If a pin is configured with 'PortPinModeChangeable' enabled then mode of that put can be changed runtime. If a pin is configured with 'PortPinEmergencyStop' enabled then that pin can be stopped at runtime		
Example(s)	Action	Generated output	
	Available ports: 0 Input Pins: 3, 5, 6, 7, 8, 9, 10, 12, 13 Output Pins: 0, 1, 2, 4, 11,14,15 Pins configured	<pre>static const Port_n_ConfigType Port_kConfiguration[] = { /*</pre>	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
configuration */
1, 2, 4,11
PORT_PIN_OUT_OPENDRAIN:
                                ((uint8) PORT PIN OUT |
14, 15
                         PORT PIN OUT PUSHPULL |
                         PORT PIN MODE ALT1),/*Pin 0*/
Pins configured
                                ((uint8) PORT PIN OUT |
PortPinInputPullResistor as
                         PORT PIN OUT PUSHPULL |
PORT_PIN_IN_PULL_UP: 3, 5,
                         PORT PIN MODE GPIO), /*Pin 1*/
6, 7, 8
                                ((uint8)PORT PIN OUT |
PORT_PIN_IN_PULL_DOWN: 9,
                         PORT PIN OUT PUSHPULL |
                         PORT PIN MODE ALT1), /*Pin 2*/
PORT_PIN_IN_NO_PULL: 12,
                                ((uint8)PORT PIN IN |
                         PORT PIN IN PULL UP |
                         PORT PIN MODE GPIO),/*Pin 3*/
Pins configured
                                ((uint8)PORT PIN OUT |
PortPinInitialMode as
                         PORT PIN OUT PUSHPULL |
PORT_PIN_MODE_GPIO: 1, 3, 5
                         PORT PIN MODE ALT2),/*Pin 4*/
to 15
                                ((uint8) PORT PIN IN |
PORT_PIN_MODE_ALT1: 0, 2
                         PORT PIN IN PULL UP |
PORT_PIN_MODE_ALT2: 4
                         PORT PIN MODE GPIO),/*Pin 5*/
                                ((uint8)PORT PIN IN |
Pins configured
                         PORT PIN IN PULL UP |
PortPinLevelValue as
                         PORT PIN MODE GPIO),/*Pin 6*/
PORT_PIN_LEVEL_HIGH: 0
                                ((uint8)PORT PIN IN |
PORT PIN LEVEL LOW: 1 to
                         PORT PIN IN PULL UP |
                         PORT PIN MODE GPIO), /*Pin 7*/
                                ((uint8)PORT PIN IN |
Pin configured
                         PORT PIN IN PULL UP |
PortPinInputPadLevel as
                         PORT PIN MODE GPIO),/*Pin 8*/
PORT_INPUT_LEVEL_CMOS_A
                                ((uint8)PORT PIN IN |
UTOMOTIVE: 3, 5, 6, 7, 8, 9, 10
                         PORT PIN IN PULL DOWN |
PORT_INPUT_LEVEL_TTL_3_3
                         PORT PIN MODE GPIO),/*Pin 9*/
V: 12
                                ((uint8)PORT PIN IN |
PORT_INPUT_LEVEL_TTL_5_0
                         PORT PIN IN PULL DOWN |
V: 13
                         PORT PIN MODE GPIO),/*Pin 10*/
                                ((uint8)PORT PIN OUT |
Pin configured
                         PORT PIN OUT PUSHPULL |
PortPinModeChangeable as
                         PORT PIN MODE GPIO), /*Pin 11*/
True: 0
False: 1 to 15
                                ((uint8)PORT PIN IN |
                         PORT PIN IN NO PULL |
                         PORT PIN MODE GPIO),/*Pin 12*/
Pin configured
PortPinEmergencyStop as
                                ((uint8) PORT PIN IN |
                         PORT PIN IN NO PULL |
True: 0
                         PORT PIN MODE GPIO), /*Pin 13*/
False: 1 to 15
                                ((uint8) PORT PIN OUT |
                         PORT PIN OUT OPENDRAIN |
                         PORT PIN MODE GPIO),/*Pin 14*/
                                ((uint8)PORT PIN OUT |
                         PORT PIN OUT OPENDRAIN |
```

infineon

Table of contents

```
PORT PIN MODE GPIO) /*Pin 15*/
    },
      /* Port pins initial level
configuration */
      PORT PIN LEVEL HIGH, /* Pin 0 */
      PORT PIN LEVEL LOW, /* Pin 1 */
      PORT PIN LEVEL LOW, /* Pin 2 */
      PORT PIN LEVEL LOW, /* Pin 3 */
      PORT PIN LEVEL LOW, /* Pin 4 */
      PORT PIN LEVEL LOW, /* Pin 5 */
      PORT PIN LEVEL LOW, /* Pin 6 */
      PORT PIN LEVEL LOW, /* Pin 7 */
      PORT PIN LEVEL LOW, /* Pin 8 */
      PORT PIN LEVEL LOW, /* Pin 9 */
      PORT PIN LEVEL LOW, /* Pin 10 */
      PORT PIN LEVEL LOW, /* Pin 11 */
      PORT PIN LEVEL LOW, /* Pin 12 */
      PORT PIN LEVEL LOW, /* Pin 13 */
      PORT_PIN_LEVEL LOW, /* Pin 14 */
      PORT PIN LEVEL LOW /* Pin 15 */
  /* Port pins drive strength1
configuration */
    Portx lPdrConfig1(
(PORT PIN PAD LEVEL DEFAULT|FAST PORT
PIN DEFAULT DRIVER) ,/*Pin0*/
(PORT PIN PAD LEVEL DEFAULT|SLOW PORT
PIN MEDIUM DRIVER SHARP EDGE)
/*Pin1*/
(PORT PIN PAD LEVEL DEFAULT|SLOW PORT
PIN DEFAULT DRIVER) ,/*Pin2*/
(PORT INPUT LEVEL CMOS AUTOMOTIVE|POR
T PIN PAD STRENGTH DEFAULT)
,/*Pin3*/
(PORT PIN PAD LEVEL DEFAULT|SLOW PORT
PIN MEDIUM DRIVER SHARP EDGE)
/*Pin4*/
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
(PORT INPUT LEVEL CMOS AUTOMOTIVE | POR
T PIN PAD STRENGTH DEFAULT)
,/*Pin5*/
(PORT INPUT LEVEL CMOS AUTOMOTIVE | POR
T PIN PAD STRENGTH DEFAULT)
,/*Pin6*/
(PORT INPUT LEVEL CMOS AUTOMOTIVE | POR
T PIN PAD STRENGTH DEFAULT) /*Pin7*/
    /* Port pins drive strength2
configuration */
    Portx lPdrConfig2(
(PORT INPUT LEVEL CMOS AUTOMOTIVE | POR
T PIN PAD STRENGTH DEFAULT)
,/*Pin8*/
(PORT INPUT LEVEL CMOS AUTOMOTIVE|POR
T PIN PAD STRENGTH DEFAULT)
./*Pin9*/
(PORT INPUT LEVEL CMOS AUTOMOTIVE | POR
T PIN PAD STRENGTH DEFAULT)
,/*Pin10*/
(PORT PIN PAD LEVEL DEFAULT|SLOW PORT
PIN DEFAULT DRIVER) ,/*Pin11*/
(PORT INPUT LEVEL TTL 3 3V|PORT PIN P
AD STRENGTH DEFAULT) ,/*Pin12*/
(PORT_INPUT_LEVEL_TTL_5_0V|PORT_PIN_P
AD STRENGTH DEFAULT) ,/*Pin13*/
(PORT PIN PAD LEVEL DEFAULT|SLOW PORT
PIN MEDIUM DRIVER) ,/*Pin14*/
(PORT PIN PAD LEVEL DEFAULT|FAST PORT
PIN MEDIUM DRIVER) /*Pin15*/
                     ),
    {/* Port pin run time mode
changeable or not configuration */
      PORT PIN MODE CHANGEABLE ,/*
Pin 0 */
```


32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
PORT PIN MODE NOT CHANGEABLE
/* Pin 1 \frac{-}{*}/
      PORT PIN MODE NOT CHANGEABLE
,/* Pin 2 */
      PORT PIN MODE NOT CHANGEABLE
/* Pin 3 */
      PORT PIN MODE NOT CHANGEABLE
^{\prime}/* Pin 4 ^{-}/
      PORT PIN MODE_NOT_CHANGEABLE
/* Pin 5 */
      PORT PIN MODE NOT CHANGEABLE
/* Pin 6 */
      PORT PIN MODE NOT CHANGEABLE
^{\prime}/* Pin 7 ^{-}*/
      PORT PIN MODE_NOT_CHANGEABLE
/* Pin 8 \frac{-}{*}/
      PORT PIN MODE NOT CHANGEABLE
/* Pin 9 */
      PORT PIN MODE NOT CHANGEABLE
/* Pin 10^{-}*/
      PORT PIN MODE NOT CHANGEABLE
/* Pin 11 */
      PORT PIN MODE NOT CHANGEABLE
,/* Pin 12 */
      PORT PIN MODE NOT CHANGEABLE
/* Pin 13 */
      PORT_PIN_MODE_NOT_CHANGEABLE
//* Pin 14 */
      PORT PIN MODE NOT CHANGEABLE
/* Pin 15 ^{-}/
    },
    {/* Port pin run time mode
changeable or not configuration */
PORT PIN EMERGENCY STOP ENABLE, /* Pin
0 */
PORT PIN EMERGENCY STOP DISABLE, /*
Pin \frac{1}{1} * / \frac{1}{1}
PORT PIN EMERGENCY STOP DISABLE, /*
Pin \frac{1}{2} */
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
PORT PIN EMERGENCY STOP DISABLE, /*
Pin \frac{1}{3} */
PORT PIN EMERGENCY STOP DISABLE, /*
Pin \frac{1}{4} */
PORT PIN EMERGENCY STOP DISABLE, /*
Pin \frac{1}{5} */
PORT PIN EMERGENCY STOP DISABLE, /*
Pin 6 */
PORT PIN EMERGENCY STOP DISABLE, /*
Pin \frac{1}{7} */
PORT PIN EMERGENCY STOP DISABLE, /*
Pin 8 */
PORT PIN EMERGENCY STOP DISABLE, /*
Pin 9 */
PORT PIN EMERGENCY STOP DISABLE, /*
Pin 10 * /
PORT PIN EMERGENCY STOP DISABLE, /*
Pin \overline{1}1 * \overline{7}
PORT PIN EMERGENCY STOP DISABLE, /*
Pin \overline{1}2 * \overline{7}
PORT PIN EMERGENCY STOP DISABLE, /*
Pin \overline{1}3 * \overline{7}
PORT PIN EMERGENCY STOP DISABLE, /*
Pin \overline{14} * \overline{/}
       PORT PIN EMERGENCY STOP DISABLE
/* Pin 15 */
     }
  }
}
```

1.2.56.2 Member: Port_DiscSet[NumberOfAnaogDigitalPortsAvailable]

Table 88 Port_DiscSet[NumberOfAnalogDigitalPortsAvailable]

Name	Port_DiscSet[NumberOfAnalogDigitalPortsAvailable]
Туре	Uint32

infineon

Table of contents

Description	Array of port specific data, which stores input mode of port pad. Array is created only for the ports which support analog/digital functionality. If microcontroller do not have any port with analog/digital functionality the variable will not be defined.	
Verification method	The generated structure member is present in the Port_Config[_ <variant>] structure. The generated structure member contains an array entry for each port which support analog/digital functionality. The function like macro 'Port_lDiscSet' is invoked at each array entry. The parameters of 'Port_lDiscSet' are the pin configuration at PortConfigSet/PortContainer/*/PortPin/*/PortPinEnableAnalogInputOnly.</variant>	
	'PortPinEnableAnalogInputOnly PORT_PIN_ANALOG_INPUT_DIS	ABLE or PORT_PIN_ANALOG_INPUT_ENABLE.
Example(s)	Action	Generated output
	Ports supporting analog/digital functionality: 0 Pins enabled with analog functionality: 0 4 8 12	<pre>static const uint32 Port_DiscSet[] = { /* Port0</pre>
		Port_lDiscSet(
		PORT_PIN_ANALOG_INPUT_ENABLE,/* Pin 0 */
		PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
		PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
		PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
		PORT_PIN_ANALOG_INPUT_ENABLE,/* Pin 4 */
		PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
		PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
		PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
		PORT_PIN_ANALOG_INPUT_ENABLE,/* Pin 8 */
		PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

	9 */	
	PORT_PIN_ANALOG_ 10 */	INPUT_DISABLE,/* Pin
	PORT_PIN_ANALOG_ 11 */	INPUT_DISABLE,/* Pin
	PORT_PIN_ANALOG_ 12 */	INPUT_ENABLE,/* Pin
	PORT_PIN_ANALOG_ 13 */	INPUT_DISABLE,/* Pin
	PORT_PIN_ANALOG_ 14 */	INPUT_DISABLE,/* Pin
	PORT_PIN_ANALOG_ 15 */	INPUT_DISABLE /* Pin
)
	}	

1.2.56.3 Member: Port_kLVDSConfig[NumberOfAvailableLVDSPorts]

Table 89 Port_kLVDSConfig[NumberOfAvailableLVDSPorts]

	To 1 1 1 200 C 51 1 051 11	11.000
Name	Port_kLVDSConfig[NumberOfAvailableLVDSPorts]	
Туре	Port_n_LVDSConfigType	
Description	Array stores the LVDS pin pair configuration. If microcontroller do not have any port with LVDS functionality the variable will not be defined.	
Verification method	The generated structure member is present in the Port_Config[_ <variant>] structure. The generated structure member contains an array entry for each port which support LVDS functionality. Each entry of array defined with the function like macro 'Port_ILvds' for each pin pair that support LVDS functionality. Parameters of 'Port_ILvds' are based on the configuration in PortConfigSet/PortContainer/*/PortLVDS/*. For Pin pair supporting Rx functionality values configured in PortLVDSRxEnController, PortLVDSRxPathEnable, PortLVDSRxTerminationMode, PortLVDSMode and PortLVDSPadSupply are considered. For Pin Pair supporting Tx functionality values configured in PortLVDSPadSupply, PortLVDSTxEnController, PortLVDSTxPathEnable and PortLVDSTxPowerDownPullDown are considered. Other parameters are set to default.</variant>	
Example(s)	Action Generated output	
	Port 21 pin pair 0,1 support LVDS Rx functionality and 4,5 support LVDS Tx functionality.	<pre>{ /* Port21 */ /* LPCR0 */ Port_1Lvds(PORT_LVDS_PORT_CONTROLLED,</pre>

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
PORT LVDS ENABLE,
Pin Pair 0,1 configured as
PortLVDSRxEnController:
                               PORT LVDS INTERNAL TERMINATION,
PORT_CONTROLLED
PortLVDSRxPathEnable: True
                               PORT LVDS POLY RESISTOR TERM,
PortLVDSRxTerminationMode:
                                                  PORT LVDS LVDSH,
INTERNAL_TERMINATION
                                                  PAD_SUPPLY_5_0V,
                                                  PORT_LVDS_DEFAULT,
PortLVDSMode: LVDSH
                                                  PORT_LVDS_DEFAULT,
PortLVDSPadSupply: V5_0
                                                  PORT_LVDS_DEFAULT,
                                                  PORT LVDS DEFAULT,
Pin Pair 4,5 configured as
                                                  PORT_LVDS_DEFAULT,
PortLVDSPadSupply: V3_3
                                                  PORT LVDS DEFAULT,
                                                  PORT_LVDS_DEFAULT
PortLVDSTxEnController:
HSCT_CONTROLLED
                                                   LPCR1
                                                                      */
PortLVDSTxPathEnable: False
                                    PORT LPCR DEFAULT,
PortLVDSTxPowerDownPullDown:
                               LPCR2
DISABLE
                                    Port_lLvds(
                                                  PORT_LVDS_DEFAULT,
                                                  PORT_LVDS_DEFAULT,
                                                  PORT_LVDS_DEFAULT,
                                                  PORT LVDS DEFAULT,
                                                  PORT LVDS DEFAULT,
                                                  PAD_SUPPLY_3_3V,
                               PORT_LVDS_HSCT_CONTROLLED,
                                                  PORT_LVDS_DISABLE,
                               PORT_LVDS_LVDS_VDIFF_ADJ,
                                                  PORT LVDS VOSDYN,
                                                  PORT_LVDS_VOSEXT,
                                                  PORT_LVDS_POWER_DOWN,
                               PORT LVDS TX PWDPD DISABLE
                                                    LPCR3
                                                                      */
                                    PORT_LPCR_DEFAULT,
                                                                      */
                                                   LPCR4
                                    PORT_LPCR_DEFAULT,
                                                   LPCR5
                                    PORT_LPCR_DEFAULT,
                                                                      */
                                                    LPCR6
                                    PORT_LPCR_DEFAULT
                                 },
```

Member: Port_kPCSRConfig[NumberOfAvailablePCSRPorts] 1.2.56.4

Table 90 Port kPCSRConfig[NumberOfAvailablePCSRPorts]

	6 [
Name	Port_kPCSRConfig[NumberOfAvailablePCSRPorts]	
Туре	Port_n_PCSRConfigType	
Description	Array stores the configuration of the pins which support PCSR functionality.	
Verification method	The generated structure member is present in the Port_Config[_ <variant>] structure.</variant>	
	The generated structure member contains an array entry for each port which support	

47 of 52



Table of contents

	PortConfigSet/PortContainer/*/For the pin supporting PCSR fund	of 'Port_lPcsr' are the status of port pin configured in PortPin/*/ PortPinControllerSelect. ctionality PortPinControllerSelect can be configured bin that do not support will be configured to DEFAULT.	
Example(s)	Action	Generated output	
	Port 0 pin 10 and 11 support PCSR functionality. Control selection is enabled for pin 10 and disabled for pin 11	<pre>static const Port_n_PCSRConfigType Port_kPCSRConfig[] = { /*</pre>	
		Port_1Pcsr(
		PORT_PCSR_DEFAULT, /*Pin0*/	
		PORT_PCSR_DEFAULT, /*Pin1*/	
		PORT_PCSR_DEFAULT, /*Pin2*/	
		PORT_PCSR_DEFAULT, /*Pin3*/	
		PORT_PCSR_DEFAULT, /*Pin4*/	
		PORT_PCSR_DEFAULT, /*Pin5*/	
		PORT_PCSR_DEFAULT, /*Pin6*/	
		PORT_PCSR_DEFAULT, /*Pin7*/	
		PORT_PCSR_DEFAULT, /*Pin8*/	
		PORT_PCSR_DEFAULT, /*Pin9*/	
		PORT_PCSR_ENABLE, /*Pin10*/	
		PORT_PCSR_DISABLE, /*Pin11*/	
		PORT_PCSR_DEFAULT, /*Pin12*/	
		PORT_PCSR_DEFAULT, /*Pin13*/	
		PORT_PCSR_DEFAULT, /*Pin14*/	
		PORT_PCSR_DEFAULT /*Pin15*/	
		}	

1.2.56.5 Member: Port_kPinSupportedModes[NumberOfPortsAvailable]

Table 91 Port_kPinSupportedModes[NumberOfPortsAvailable]

Example(s)	Action	Generated output	
	by doing 'OR' operation between the modes selected.		
	microcontroller. Modes of the port pins are derived from the configured values in PortConfigSet/PortContainer/*/PortPin/PortPinMode/*. The port mode is generated		
Verification method	The generated structure member is present in the Port_Config[_ <variant>] structure. The generated structure member contains an array entry for each port available in</variant>		
Description	Array stores the modes supported by the pins of the available ports.		
Туре	Port_n_ModeType		
Name	Port_kPinSupportedModes[NumberOfPortsAvailable]		

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
Ports available: 0
                           static const Port n ModeType
Modes supported in
                           Port kPinSupportedModes[] =
Pin0:GPIO
                            {
Pin1:ALT1
                            /*
                                    Port0
                                                 */
Pin2:ALT2
Pin3:ALT3
                              {
Pin4:ALT4
                                {
Pin5:ALT5
                                   (uint8) (0x01U),/*Pin0*/
Pin6:ALT6
                                   (uint8) (0x02U),/*Pin1*/
Pin7:ALT7
Pin8:GPIO, ALT1
                                   (uint8) (0x04U), /*Pin2*/
Pin9:ALT2, ALT3
                                   (uint8) (0x08U),/*Pin3*/
Pin10:ALT4, ALT5
                                   (uint8) (0x10U), /*Pin4*/
Pin11:ALT6, ALT7
                                   (uint8) (0x20U),/*Pin5*/
Pin12:GPIO, ALT1, ALT2
Pin13:ALT3,ALT4,ALT5
                                   (uint8) (0x40U),/*Pin6*/
Pin14:GPIO,ALT2,ALT4
                                   (uint8) (0x80U),/*Pin7*/
Pin15:ALL
                                   (uint8) (0x03U),/*Pin8*/
                                   (uint8) (0x0cU), /*Pin9*/
                                   (uint8) (0x30U), /*Pin10*/
                                   (uint8) (0xc0U),/*Pin11*/
                                   (uint8) (0x07U), /*Pin12*/
                                   (uint8) (0x31U), /*Pin13*/
                                   (uint8) (0x15U), /*Pin14*/
                                   (uint8) (0xffU) /*Pin15*/
                                }
                              }
```

1.3 File: Port[_<variant>]_PBcfg.h

The generated header file contains the declaration of the root configuration structure. Post-build time configuration mechanism allows configurable functionality of PORT driver that is deployed as object code. The file is generated in 'inc' folder.

1.3.1 Structure: Port_Config[_<variant>]

Table 92 Port_Config[_<varaint>]

Name	Port_Config[_ <variant>]</variant>	
Туре	Port_ConfigType	
Description	Declaration of root configuration structure of PORT driver which will be used during initialization.	
Verification method	The generated structure is present in Port [_ <variant>] _PBcfg.h file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware</variant></variant>	

RESTRICTED

MCAL Configuration Verification Manual for PORT






Table of contents

	configuration <variant> is igno</variant>	configuration <variant> is ignored.</variant>		
Example(s)	Action	Generated output		
	Configure PORT driver and generate(variant-unaware)	<pre>extern const Port_ConfigType Port_Config;</pre>		
	Configure PORT driver and generate (variant-aware. Variant name is 'Petrol')	<pre>extern const Port_ConfigType Port_Config_Petrol;</pre>		

RESTRICTED

MCAL Configuration Verification Manual for PORT 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Revision history

Revision history

Major changes since the last revision

Date	Version	Description	
24-03-2021	5.0	Document Released	
23-03-2021	4.1	Description of Macro: PORT14_PDISC_MASK updated	
14-10-2020	4.0	Document Released	
13-10-2020	3.1	Port driver chapter moved from MC-ISAR_TC3xx_Config_Verification_Manual_BASIC.pdf to this document	
19-07-2019	3.0	Document reviewed and released	
19-07-2019	2.1	Added RGMII_INPUT macro.	
26-02-2019	1.10.0_2.0	Added Pbcfg.h file	
25-02-2019	1.10.0_1.0	Initial Release	

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-03-24 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference Doc_Number

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.