

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family

About this document

Scope and purpose

This Configuration Data Reference document is applicable to all TC3xx devices in the TriCore™ AURIX™ family of 32-bit microcontrollers.

The purpose of this document is to facilitate the integrator to verify the generated code based on the input configuration parameters. This document describes details of structures, defines, macros and variables generated from the configuration parameters.

Intended audience

This document is intended for integrators who need to understand the logic of the generated configuration code of AURIX™ AUTOSAR MCAL.

Reference documents

This document should be read in conjunction with the following documents:

AURIX™ TC3xx MCAL User Manual Mcu

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Table of contents

Abou	t this documentt	1
Table	e of contents	2
1	Mcu driver	7
1.1	File: Mcu_Cfg.h	7
1.1.1	Macro: MCU_AR_RELEASE_MAJOR_VERSION	7
1.1.2	Macro: MCU_AR_RELEASE_MINOR_VERSION	7
1.1.3	Macro: MCU_AR_RELEASE_REVISION_VERSION	7
1.1.4	Macro: MCU_SW_MAJOR_VERSION	8
1.1.5	Macro: MCU_SW_MINOR_VERSION	8
1.1.6	Macro: MCU_SW_PATCH_VERSION	8
1.1.7	Macro: MCU _SAFETY_ENABLE	9
1.1.8	Macro: MCU_INITCHECK_API	9
1.1.9	Macro: MCU_RUNTIME_API_MODE	9
1.1.10) Macro: MCU_INIT_DEINIT_API_MODE	10
1.1.11	Macro: MCU_DEV_ERROR_DETECT	10
1.1.12	Macro: MCU_MULTICORE_ERROR_DETECT	10
1.1.13	Macro: MCU_VERSION_INFO_API	11
1.1.14		
1.1.15		
1.1.16	Macro: MCU_INIT_CLOCK_API	12
1.1.17		
1.1.18		
1.1.19		
1.1.20		
1.1.21		
1.1.22		
1.1.23		
1.1.24		
1.1.25		
1.1.26		
1.1.27		
1.1.28		
1.1.29		
1.1.30		
1.1.31		
1.1.32		
1.1.33		
1.1.3 ² 1.1.35		
1.1.36	`	
1.1.37		
1.1.38	•	
1.1.39		
1.1.40		
1.1.4		
1.1.42		
1.1.43		

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.1.44	Macro: MCU_OSC_CAPACITANCE_EN	22
1.1.45	Macro: MCU_OSC_MODE	
1.1.46	Macro: MCU_SYSTEM_MODE_CORE	24
1.1.47	Macro: MCU_IDLE_MODE_CORE	24
1.1.48	Macro: MCU_NO_OF_STDBY_RAM_BLK	25
1.1.49	Macro: MCU_TRAPDISO_RESET_VAL	26
1.1.50	Macro: MCU_TRAPDIS1_RESET_VAL	26
1.1.51	Macro: MCU_MCAL_SUPERVISOR	27
1.1.52	Macro: MCU_MCAL_USER1	27
1.1.53	Macro: MCU_SYSTEM_CORE_NOT_DEFINED	27
1.1.54	Macro: MCU_IDLE_CORE_NOT_DEFINED	28
1.1.55	Macro: MCU_IDLE	28
1.1.56	Macro: MCU_SLEEP	28
1.1.57	Macro: MCU_STANDBY	28
1.1.58	Macro: MCU_MAX_NO_MODES	29
1.1.59	Macro: MCU_ENABLE_DEM_REPORT	29
1.1.60	Macro: MCU_DISABLE_DEM_REPORT	29
1.1.61	Macro: MCU_E_OSC_FAILURE_DEM_REPORT	30
1.1.62	Macro: MCU_E_OSC_FAILURE	
1.1.63	Macro: MCU_E_SYSTEM_PLL_TIMEOUT_ERR_DEM_REPORT	31
1.1.64	Macro: MCU_E_SYSTEM_PLL_TIMEOUT_ERR	
1.1.65	Macro: MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR_DEM_REPORT	
1.1.66	Macro: MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR	
1.1.67	Macro: MCU_E_SYSTEM_PLL_LOCK_LOSS_DEM_REPORT	
1.1.68	Macro: MCU_E_SYSTEM_PLL_LOCK_LOSS	
1.1.69	Macro: MCU_E_PERIPHERAL_PLL_LOCK_LOSS_DEM_REPORT	
1.1.70	Macro: MCU_E_PERIPHERAL_PLL_LOCK_LOSS	
1.1.71	Macro: MCU_E_GTM_CLC_ENABLE_ERR_DEM_REPORT	
1.1.72	Macro: MCU_E_GTM_CLC_ENABLE_ERR	
1.1.73	Macro: MCU_E_GTM_CLC_DISABLE_ERR_DEM_REPORT	
1.1.74	Macro: MCU_E_GTM_CLC_DISABLE_ERR	
1.1.75	Macro: MCU_E_CONVCTRL_CLC_ENABLE_ERR_DEM_REPORT	
1.1.76	Macro: MCU_E_CONVCTRL_CLC_ENABLE_ERR	
1.1.77	Macro: MCU_E_CONVCTRL_CLC_DISABLE_ERR_DEM_REPORT	
1.1.78	Macro: MCU_E_CONVCTRL_CLC_DISABLE_ERR	
1.1.79	Macro: MCU_E_CCUCON_UPDATE_ERR_DEM_REPORT	
1.1.80	Macro: MCU_E_CCUCON_UPDATE_ERR	
1.1.81	Macro: MCU_E_CCU6_CLC_ENABLE_ERR_DEM_REPORT	
1.1.82	Macro: MCU_E_CCU6_CLC_ENABLE_ERR	
1.1.83	Macro: MCU_E_CCU6_CLC_DISABLE_ERR_DEM_REPORT	
1.1.84	Macro: MCU_E_CCU6_CLC_DISABLE_ERR	
1.1.85	Macro: MCU_E_GPT12_CLC_ENABLE_ERR_DEM_REPORT	
1.1.86	Macro: MCU_E_GPT12_CLC_ENABLE_ERR	
1.1.87	Macro: MCU_E_GPT12_CLC_DISABLE_ERR_DEM_REPORT	
1.1.88	Macro: MCU_E_GPT12_CLC_DISABLE_ERR	
1.1.89	Macro: MCU_E_PMSWCR_UPDATE_ERR_DEM_REPORT	
1.1.90	Macro: MCU_E_PMSWCR _UPDATE_ERR	
1.1.91	Macro: McuConf_McuModeSettingConf_McuModeSettingConf_0	
1.1.92	Macro: McuConf_McuModeSettingConf_McuModeSettingConf_1	
1.1.93	Macro: McuConf_McuClockSettingConfig_McuClockSettingConfig_0	47

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.1.94	${\tt Macro: McuConf_McuRamSectorSettingConf_McuRamSectorSettingConf_0}$	
1.1.95	Macro: McuConf_McuResetReasonConf_MCU_ESR0_RESET	
1.1.96	Macro: McuConf_McuResetReasonConf_MCU_ESR1_RESET	
1.1.97	Macro: McuConf_McuResetReasonConf_MCU_SMU_RESET	
1.1.98	Macro: McuConf_McuResetReasonConf_MCU_SW_RESET	
1.1.99	Macro: McuConf_McuResetReasonConf_MCU_STM0_RESET	
1.1.100	Macro: McuConf_McuResetReasonConf_MCU_STM1_RESET	
1.1.101	Macro: McuConf_McuResetReasonConf_MCU_STM2_RESET	
1.1.102	Macro: McuConf_McuResetReasonConf_MCU_STM3_RESET	49
1.1.103	Macro: McuConf_McuResetReasonConf_MCU_STM4_RESET	50
1.1.104	Macro: McuConf_McuResetReasonConf_MCU_STM5_RESET	50
1.1.105	Macro: McuConf_McuResetReasonConf_MCU_POWER_ON_RESET	50
1.1.106	Macro: McuConf_McuResetReasonConf_MCU_CB0_RESET	51
1.1.107	Macro: McuConf_McuResetReasonConf_MCU_CB1_RESET	51
1.1.108	Macro: McuConf_McuResetReasonConf_MCU_CB3_RESET	51
1.1.109	Macro: McuConf_McuResetReasonConf_MCU_EVRC_RESET	52
1.1.110	Macro: McuConf_McuResetReasonConf_MCU_EVR33_RESET	52
1.1.111	Macro: McuConf_McuResetReasonConf_MCU_SUPPLY_WDOG_RESET	52
1.1.112	Macro: McuConf_McuResetReasonConf_MCU_STBYR_RESET	53
1.1.113	Macro: McuConf_McuResetReasonConf_MCU_LBIST_RESET	53
1.1.114	Macro: McuConf_McuResetReasonConf_MCU_RESET_MULTIPLE	
1.1.115	Macro: McuConf_McuResetReasonConf_MCU_ RESET_UNDEFINED	
1.2	File: Mcu_17_Timerlp_Cfg.h	
1.2.1	Macro: MCU_17_GTM_NO_OF_TIM_MODULES	
1.2.2	Macro: MCU_17_GTM_NO_OF_TIM_CHANNELS	
1.2.3	Macro: MCU_17_GTM_NO_OF_TOM_MODULES	
1.2.4	Macro: MCU_17_GTM_NO_OF_TOM_CHANNELS	
1.2.5	Macro: MCU_17_GTM_NO_OF_TOM_TGC	
1.2.6	Macro: MCU_17_GTM_NO_OF_ATOM_MODULES	
1.2.7	Macro: MCU_17_GTM_NO_OF_ATOM_CHANNELS	
1.2.8	Macro: MCU_17_GTM_NO_OF_ATOM_AGC	
1.2.9	Macro: MCU_17_CCU6_NO_OF_KERNELS	
1.2.10	Macro: MCU_17_CCU6_NO_OF_COMPARATORS	
1.2.11	Macro: MCU_17_GPT12_NO_OF_TIMERS	
1.2.12	Macro: MCU_17_ERU_NO_OF_OGU	
1.2.13	Macro: MCU_17_STM_NO_OF_TIMERS	
1.2.14	Macro: MCU_17_TIMERIP_ADC_USER	
1.2.15	Macro: MCU_17_TIMERIP_WDG_USER	
1.2.16	Macro: MCU_17_TIMERIP_PWM_USER	
1.2.17	Macro: MCU_17_TIMERIP_GPT_USER	
1.2.18	Macro: MCU_17_TIMERIP_OCU_USER	
1.2.19	Macro: MCU_17_TIMERIP_ICU_USER	
1.2.20	Macro: MCU_17_TIMERIP_STM_USER	
1.3	File: Mcu [_ <variant>]_PBcfg.c</variant>	
1.3.1	Structure: Mcu_Config[_ <variant>]</variant>	
1.3.1.1	Member: Mcu_kClockConfiguration_Config[_ <variant>]</variant>	
1.3.1.2	Member: Mcu_kClockCollinguration_Collingt_\text{\text{Variant>}}	
1.3.1.3	Member: Mcu_kKamConfiguration_Config[_ <variant>]</variant>	
1.3.1.4	Member: Mcu_kGtfficoffiguration_Coffig[_ <variant>]Member: Mcu_kGpt12PrescalerConfiguration_Config[_<variant>]</variant></variant>	
1.3.1.5	Member: Mcu_kGpt1zFrescaterConfiguration_Config[_ <variant>]</variant>	
1.0.1.0	member. mcu_kbowr owermoueconngulation_conngl_valiant/j	00

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver		
1.3.1.6	Member: McuResetCfg	68
1.3.1.7	Member: McuArstDisCfg	70
1.3.1.8	Member: McuTrapSettingConf0	70
1.3.1.9	Member: McuTrapSettingConf1	71
1.3.1.10	Member: McuEruEiFiltCfg	72
1.3.1.11	Member: McuNoOfClockCfg	73
1.3.1.12	Member: McuNoOfRamCfg	73
1.3.1.13	Member: IsGpt12SleepModeEnabled	73
1.3.1.14	Member: IsCcu60SleepModeEnabled	74
1.3.1.15	Member: IsCcu61SleepModeEnabled	74
1.3.2	Structure: Mcu_kRamConfiguration_Config[_ <variant>]</variant>	75
1.3.2.1	Member: RamBaseAdrPtr	
1.3.2.2	Member: RamSize	76
1.3.2.3	Member: RamPrstData	76
1.3.2.4	Member: RamData	77
1.3.2.5	Member: RamWriteSize	77
1.3.3	Structure: Mcu_kPllDistributionConfiguration_Config[_ <variant>]</variant>	78
1.3.3.1	Member: Ccucon0	
1.3.3.2	Member: Ccucon1	81
1.3.3.3	Member: Ccucon2	82
1.3.3.4	Member: Ccucon3	83
1.3.3.5	Member: Ccucon4	84
1.3.3.6	Member: Ccucon5	85
1.3.3.7	Member: CcuconCpu[Core]	
1.3.4	Structure: Mcu_kLowPowerModeConfiguration_Config[_ <variant>]</variant>	
1.3.4.1	Member: MaxModeEvrcCtrl	
1.3.4.2	Member: Pmswcr0	89
1.3.4.3	Member: Pmswcr3	91
1.3.4.4	Member: Pmswcr4	93
1.3.4.5	Member: Pmswcr5	93
1.3.4.6	Member: Evruvmon	94
1.3.4.7	Member: EvrmonCtrl	
1.3.4.8	Member: StdbyRamAdr[MCU_NO_OF_STDBY_RAM_BLK]	96
1.3.5	Structure: Mcu_kClockConfiguration_Config[_ <variant>]</variant>	
1.3.5.1	Member: SystemPllCfg	
1.3.5.2	Member: PeripheralPllCfg	
1.3.5.3	Member: SysPllK2DivStepUpChangeDelay	103
1.3.5.4	Member: SysPllK2DivStepDownChangeDelay	
1.3.5.5	Member: PeripheralPllK2StepUpChangeDelay	
1.3.5.6	Member: PeripheralPllK2StepDownChangeDelay	
1.3.5.7	Member: PeripheralPllK3StepUpChangeDelay	
1.3.5.8	Member: PeripheralPllK3StepDownChangeDelay	
1.3.5.9	Member: Mcu_kPllDistributionConfiguration_Config[_variant]	106
1.3.5.10	Member: ExternalClockCfg	
1.3.5.11	Member: BackupFreqKDiv	
1.3.5.12	Member: ConvCtrlBlockConf	
1.3.6	Structure: Mcu_kGtmClusterConfigPtr_Config[_ <variant>]</variant>	
1.3.6.1	Member: Gtm_Cluster[ClusterIndex]	
1.3.7	Structure: Mcu_kGtmConfiguration_Config[_ <variant>]</variant>	
1.3.7.1	Member: Mcu_kGtmClockConfigPtr_ Config[_ <variant>]</variant>	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu drive		
1.3.7.2	Member: Mcu_kGtmClusterConfigPtr_ Config[_ <variant>]</variant>	144
1.3.7.3	Member: GtmTomCfg[MCU_GTM_NO_OF_TOM_AVAILABLE * 2]	144
1.3.7.4	Member: GtmAtomCfg[MCU_GTM_NO_OF_ATOM_AVAILABLE]	147
1.3.7.5	Member: GtmAdcTrigCfg[MCU_NO_OF_GTM_ADC_TRIGGER]	149
1.3.7.6	Member: GtmDsadcTrigCfg[MCU_NO_OF_GTM_DSADC_TRIGGER]	150
1.3.7.7	Member: GtmToutSelCfg[MCU_GTM_NO_OF_TOUTSEL_AVAILABLE]	151
1.3.7.8	Member: GtmToutSelCfgMsk[MCU_GTM_NO_OF_TOUTSEL_AVAILABLE]	155
1.3.7.9	Member: GtmTimInSelCfg [MCU_GTM_NO_OF_TIM_AVAILABLE]	159
1.3.7.10	Member: GtmTbuCfg	162
1.3.7.11	Member: GtmTomModuleUsage	164
1.3.7.12	Member: GtmAtomModuleUsage	164
1.3.7.13	Member: IsGtmSleepModeEnabled	165
1.3.8	Structure: Mcu_kGtmClockConfigPtr_Config[_ <variant>]</variant>	165
1.3.8.1	Member: GtmCmuClockEnable	168
1.3.8.2	Member: GtmCmuGlobalNumerator	172
1.3.8.3	Member: GtmCmuGlobalDenominator	172
1.3.8.4	Member: GtmCmuConfClkCtrl[MCU_GTM_NO_OF_CFGCLK]	173
1.3.8.5	Member: GtmCmuFixedClkCtrl	176
1.3.8.6	Member: GtmCmuClsInDiv	177
1.3.8.7	Member: GtmEclkCtrl[MCU_GTM_NO_OF_EXTCLK]	178
1.3.9	Structure: Mcu_kGpt12PrescalerConfiguration_Config[_ <variant>]</variant>	180
1.3.9.1	Member: Gpt1PrescalarDiv	181
1.3.9.2	Member: Gpt2PrescalarDiv	182
1.4	File: Mcu_17_TimerIp_Cfg.c	184
1.4.1	Info: Mcu_17_Timer_DrivFuncCallbackLst	184
1.4.2	Structure: Mcu_17_Eru_ChUserData[MCU_17_ERU_NO_OF_OGU]	184
1.4.3	Structure: Mcu_17_Ccu6_ChUserData[MCU_17_CCU6_NO_OF_KERNELS]	
	[MCU_17_CCU6_NO_OF_COMPARATORS]	185
1.4.4	Structure: Mcu_17_Gpt12_ChUserData[MCU_17_GPT12_NO_OF_TIMERS]	187
1.4.5	Structure: Mcu_17_Stm_ChUserData[MCU_17_STM_NO_OF_TIMERS]	187
1.4.6	Structure: Mcu_17_Gtm_TomChUserData [MCU_17_GTM_NO_OF_TOM_MODULES]	
	[MCU_17_GTM_NO_OF_TOM_CHANNELS]	189
1.4.7	Structure: Mcu_17_Gtm_TimChUserData [MCU_17_GTM_NO_OF_TIM_MODULES]	
	[MCU_17_GTM_NO_OF_TIM_CHANNELS]	195
1.4.8	Structure: Mcu_17_Gtm_AtomChUserData [MCU_17_GTM_NO_OF_ATOM_MODULES]	
	[MCU_17_GTM_NO_OF_ATOM_CHANNELS]	200
1.5	File: Mcu[_ <variant>]_PBcfg.h</variant>	208
1.5.1	Structure: Mcu_Config[_ <variant>]</variant>	208
Povision I	nictory	200

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1 Mcu driver

This chapter describes the details of the configuration data generated from the MCU driver.

1.1 File: Mcu_Cfg.h

The generated header file contains all pre-compile configuration parameters. Pre-compile time configuration allows decoupling of the static configuration from implementation. The file is generated in 'inc' folder.

1.1.1 Macro: MCU_AR_RELEASE_MAJOR_VERSION

Table 1 MCU_AR_RELEASE_MAJOR_VERSION

Name	MCU_AR_RELEASE_MAJOR_VERSION	
Description	Major version number of AUTOSAR release on which MCU implementation is based	
	on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMajorVersion'. Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h file with ArMajorVersion 4	<pre>#define MCU_AR_RELEASE_MAJOR_VERSION (4U)</pre>

1.1.2 Macro: MCU_AR_RELEASE_MINOR_VERSION

Table 2 MCU_AR_RELEASE_MINOR_VERSION

Name	MCU_AR_RELEASE_MINOR_VERSION	
Description	Minor version number of AUTOSAR release on which the Mcu implementation is based on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMinorVersion'. Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h file with ArMinorVersion 2	<pre>#define MCU_AR_RELEASE_MINOR_VERSION (2U)</pre>

1.1.3 Macro: MCU_AR_RELEASE_REVISION_VERSION

Table 3 MCU_AR_RELEASE_REVISION_VERSION

Name MCU_AR_RELEASE_REVISION_VERSION	
Description	Revision version number of AUTOSAR release on which the Mcu implementation is based on.

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArPatchVersion'. Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h file with ArPatchVersion 2	#define MCU_AR_RELEASE_REVISION_VERSION (2U)

1.1.4 Macro: MCU_SW_MAJOR_VERSION

Table 4 MCU_SW_MAJOR_VERSION

Tuble 4 MCG_SW_MASOK_VERSION			
Name	MCU_SW_MAJOR_VERSION		
Description	Major version number of the Mcu module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMajorVersion'. Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Mcu_Cfg.h file with SwMajorVersion 10	#define MCU_SW_MAJOR_VERSION (10U)	

1.1.5 Macro: MCU_SW_MINOR_VERSION

Table 5 MCU_SW_MINOR_VERSION

Name	MCU_SW_MINOR_VERSION	
Description	Minor version number of the Mcu module.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMinorVersion'. Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Mcu_Cfg.h file with SwMinorVersion 10	#define MCU_SW_MINOR_VERSION (10U)

1.1.6 Macro: MCU_SW_PATCH_VERSION

Table 6 MCU_SW_PATCH_VERSION

Name MCU_SW_PATCH_VERSION		
Description	Patch level version number of the Mcu module.	
Verification method The macro is generated with the value present in		
'CommonPublishedInformation/SwPatchVersion'.		

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	Note: The macro is not	user configurable.
Example(s)	Action	Generated output
	Generate Mcu_Cfg.h file with SwPatchVersion 0	#define MCU_SW_PATCH_VERSION (0U)

1.1.7 Macro: MCU _SAFETY_ENABLE

Table 7 MCU_SAFETY_ENABLE

	_	
Name	MCU_SAFETY_ENABLE	
Description	Enables/disables safety features	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/McuSafetyEnable' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	McuGeneralConfiguration/Mc uSafetyEnable = True	#define MCU_SAFETY_ENABLE (STD_ON)
	McuGeneralConfiguration/Mc uSafetyEnable = False	#define MCU_SAFETY_ENABLE (STD_OFF)

1.1.8 Macro: MCU_INITCHECK_API

Table 8 MCU_INITCHECK_API

Name	MCU_INITCHECK_API	
Description	Enables/disables Mcu_InitCheck	API
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/McuInitCheckApi' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	McuGeneralConfiguration/ McuInitCheckApi = True	#define MCU_INITCHECK_API (STD_ON)
	McuGeneralConfiguration/ McuInitCheckApi = False	#define MCU_INITCHECK_API (STD_OFF)

1.1.9 Macro: MCU_RUNTIME_API_MODE

Table 9 MCU_RUNTIME_API_MODE

Name	MCU _RUNTIME_API_MODE		
Description	Decides the mode of execution o	Decides the mode of execution of Run Time API's	
Verification method	The macro is generated as MCU_MCAL_SUPERVISOR if 'McuGeneralConfiguration/McuRuntimeApiMode' configuration parameter is set to 'MCU_MCAL_SUPERVISOR' else the macro is generated as MCU_MCAL_USER1.		
Example(s)	Action Generated output		
	McuGeneralConfiguration/ McuRuntimeApiMode =	#define MCU _RUNTIME_API_MODE	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

MCU_MCAL_SUPERVISOR	(MCU_MCAL_SUPERVISOR)
McuGeneralConfiguration/ McuRuntimeApiMode = MCU MCAL USER1	#define MCU_RUNTIME_API_MODE (MCU_MCAL_USER1)

1.1.10 Macro: MCU_INIT_DEINIT_API_MODE

Table 10 MCU_INIT_DEINIT_API_MODE

	. 444.10 = 0	
Name	MCU_INIT_DEINIT_API_MODE	
Description	Decides the mode of execution o	f Init and DeInit API's.
Verification method	The macro is generated as MCU_MCAL_SUPERVISOR if 'McuGeneralConfiguration/McuInitDeInitApiMode' configuration parameter is set to 'MCU_MCAL_SUPERVISOR' else the macro is generated as MCU_MCAL_USER1.	
Example(s)	imple(s) Action Generated output	
	McuGeneralConfiguration/ McuInitDeInitApiMode = MCU_MCAL_SUPERVISOR	<pre>#define MCU_INIT_DEINIT_API_MODE (MCU_MCAL_SUPERVISOR)</pre>
	McuGeneralConfiguration/ McuInitDeInitApiMode = MCU_MCAL_USER1	<pre>#define MCU_INIT_DEINIT_API_MODE (MCU_MCAL_USER1)</pre>

1.1.11 Macro: MCU_DEV_ERROR_DETECT

Table 11 MCU_DEV_ERROR_DETECT

Name	MCU_DEV_ERROR_DETECT		
Description	Enables/disables the Developme	Enables/disables the Development Error Detection.	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/ McuDevErrorDetect' configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	McuGeneralConfiguration/ McuDevErrorDetect = True	<pre>#define MCU_DEV_ERROR_DETECT (STD_ON)</pre>	
	McuGeneralConfiguration/ McuDevErrorDetect = False	<pre>#define MCU_DEV_ERROR_DETECT (STD_OFF)</pre>	

1.1.12 Macro: MCU_MULTICORE_ERROR_DETECT

Table 12 MCU_MULTICORE_ERROR_DETECT

Name	MCU_MULTICORE_ERROR_DETECT
Description	Enables/disables MultiCore DET Check
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/ McuMultiCoreErrorDetect' configuration parameter is set to 'True' else the macro is generated as STD_OFF.

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuMultiCoreErrorDetect = True	<pre>#define MCU_MULTICORE_ERROR_DETECT (STD_ON)</pre>
	McuGeneralConfiguration/ McuMultiCoreErrorDetect = False	<pre>#define MCU_MULTICORE_ERROR_DETECT (STD_OFF)</pre>

1.1.13 Macro: MCU_VERSION_INFO_API

Table 13 MCU_VERSION_INFO_API

	. mare 10		
Name	MCU_VERSION_INFO_API		
Description	Enables/disables the Mcu_GetVer	Enables/disables the Mcu_GetVersionInfo API.	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/ McuVersionInfoApi' configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	McuGeneralConfiguration/ McuVersionInfoApi = True	#define MCU_VERSION_INFO_API (STD_ON)	
	McuGeneralConfiguration/ McuVersionInfoApi = False	<pre>#define MCU_VERSION_INFO_API (STD_OFF)</pre>	

1.1.14 Macro: MCU_DEINIT_API

Table 14 MCU_DEINIT_API

Name	MCU_DEINIT_API		
Description	Enables/disables Mcu_DeInit API	Enables/disables Mcu_DeInit API.	
Verification method	•	ON if 'McuGeneralConfiguration/ McuIfxDeInitApi' o'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output		
	McuGeneralConfiguration/ McuIfxDeInitApi = True	#define MCU_DEINIT_API (STD_ON)	
	McuGeneralConfiguration/ McuIfxDeInitApi = False	#define MCU_DEINIT_API (STD_OFF)	

1.1.15 Macro: MCU_DISTRIBUTE_PLL_CLOCK_API

Table 15 MCU_DISTRIBUTE_PLL_CLOCK_API

Name	MCU_DISTRIBUTE_PLL_CLOCK_API	
Description	Enables/disables Mcu_DistributePllClock API	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/McuNoPll'	
	configuration parameter is set to 'False' else the macro is generated as STD_OFF.	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuNoPll = False	<pre>#define MCU_DISTRIBUTE_PLL_CLOCK_API (STD_ON)</pre>
	McuGeneralConfiguration/ McuNoPll = True	<pre>#define MCU_DISTRIBUTE_PLL_CLOCK_API (STD_OFF)</pre>

1.1.16 Macro: MCU_INIT_CLOCK_API

Table 16 MCU_INIT_CLOCK_API

Name	MCU_INIT_CLOCK_API	
Description	Enables/disables Mcu_InitClock API	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/McuInitClock' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuInitClock = True	#define MCU_INIT_CLOCK_API (STD_ON)
	McuGeneralConfiguration/ McuInitClock = False	#define MCU_INIT_CLOCK_API (STD_OFF)

1.1.17 Macro: MCU_PERFORM_RESET_API

Table 17 MCU_PERFORM_RESET_API

_	–	
Name	MCU_PERFORM_RESET_API	
Description	Enables/disables Mcu_PerformReset API	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/ McuPerformResetApi' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	McuGeneralConfiguration/ McuPerformResetApi = True	<pre>#define MCU_PERFORM_RESET_API (STD_ON)</pre>
	McuGeneralConfiguration/ McuPerformResetApi = False	#define MCU_PERFORM_RESET_API (STD OFF)

1.1.18 Macro: MCU_GET_RAM_STATE_API

Table 18 MCU_GET_RAM_STATE_API

Name	MCU_GET_RAM_STATE_API	
Description	Enables/disables Mcu_GetRamState API	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/ McuGetRamStateApi' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

McuGeneralConfiguration/ McuGetRamStateApi = True	#define MCU_GET_RAM_STATE_API (STD_ON)
McuGeneralConfiguration/ McuGetRamStateApi = False	<pre>#define MCU_GET_RAM_STATE_API (STD_OFF)</pre>

1.1.19 Macro: MCU_CLR_COLD_RESET_STAT_API

Table 19 MCU_CLR_COLD_RESET_STAT_API

Table 19 MCO_CER_COLD_RESET_STAT_AFT		
Name	MCU_CLR_COLD_RESET_STAT_API	
Description	Enables/disables Mcu_ClearColdResetStatus API	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/ McuClearColdResetStatusApi' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuClearColdResetStatusApi = True	<pre>#define MCU_CLR_COLD_RESET_STAT_API (STD_ON)</pre>
	McuGeneralConfiguration/ McuClearColdResetStatusApi = False	<pre>#define MCU_CLR_COLD_RESET_STAT_API (STD_OFF)</pre>

1.1.20 Macro: MCU_TRAP_API

Table 20 MCU_TRAP_API

Name	MCU_TRAP_API	
Description	Enable/disable following APIs:	
	Mcu_GetTrapCause	
	Mcu_SetTrapRequest	
	Mcu_ClearTrapRequest	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/MculfxTrapApi' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	McuGeneralConfiguration/ McuIfxTrapApi = True	#define MCU_TRAP_API (STD_ON)
	McuGeneralConfiguration/ McuIfxTrapApi = False	#define MCU_TRAP_API (STD_OFF)

1.1.21 Macro: MCU_CPU_CCUCON_UPDATE_API

Table 21 MCU_CPU_CCUCON_UPDATE_API

Name	MCU_CPU_CCUCON_UPDATE_API

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Description	Enables/disables Mcu_UpdateCpuCcuconReg API	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/ McuIfxCpuCcuconApi' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuIfxCpuCcuconApi = True	<pre>#define MCU_CPU_CCUCON_UPDATE_API (STD_ON)</pre>
	McuGeneralConfiguration/ McuIfxCpuCcuconApi = False	<pre>#define MCU_CPU_CCUCON_UPDATE_API (STD_OFF)</pre>

1.1.22 Macro: MCU_LOW_POWER_MODE_API

Table 22 MCU_LOW_POWER_MODE_API

Name	MCU_LOW_POWER_MODE_API	MCU_LOW_POWER_MODE_API	
Description	Enable/disable following APIs:		
	Mcu_GetCpuldleModeInitiator		
	Mcu_GetCpuState		
	Mcu_GetWakeupCause		
	Mcu_ClearWakeupCause		
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/MculfxLpmApi' configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	McuGeneralConfiguration/ McuIfxLpmApi = True	<pre>#define MCU_LOW_POWER_MODE_API (STD_ON)</pre>	
	McuGeneralConfiguration/ McuIfxLpmApi = False	<pre>#define MCU_LOW_POWER_MODE_API (STD_OFF)</pre>	

1.1.23 Macro: MCU_CLK_SRC_FAILURE_NOTIF_API

Table 23 MCU_CLK_SRC_FAILURE_NOTIF_API

Name	MCU_CLK_SRC_FAILURE_NOTIF_API	
Description	Enables/disables Mcu_ClockFailureNotification API	
Verification method	The macro is generated as STD_ON if 'McuGeneralConfiguration/ McuClockSourceFailureNotification' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuClockSourceFailureNotifi cation = True	<pre>#define MCU_CLK_SRC_FAILURE_NOTIF_API (STD_ON)</pre>
	McuGeneralConfiguration/ McuClockSourceFailureNotifi cation = False	<pre>#define MCU_CLK_SRC_FAILURE_NOTIF_API (STD_OFF)</pre>

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.1.24 Macro: MCU_GTM_USED

Table 24 MCU_GTM_USED

Name	MCU_GTM_USED	
Description	Specifies whether GTM is available in hardware or not.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is generated as STD_ON if GTM peripheral is available in the hardware else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	GTM is available	#define MCU_GTM_USED (STD_ON)
	GTM is not available	#define MCU_GTM_USED (STD_OFF)

1.1.25 Macro: MCU_GTM_NO_OF_TOM_AVAILABLE

Table 25 MCU_GTM_NO_OF_TOM_AVAILABLE

Name	MCU_GTM_NO_OF_TOM_AVAILABLE		
Description	Specifies the number of TOM modules available in hardware.		
	Note: This macro is not configurable by the user.		
Verification method	The macro is generated based on the number of TOMs available in device.		
Example(s)	Action Generated output		
	Number of TOMs available = 5	<pre>#define MCU_GTM_NO_OF_TOM_AVAILABLE (5U)</pre>	
	Number of TOMs available = 8	<pre>#define MCU_GTM_NO_OF_TOM_AVAILABLE (8U)</pre>	

1.1.26 Macro: MCU_GTM_NO_OF_ATOM_AVAILABLE

Table 26 MCU_GTM_NO_OF_ATOM_AVAILABLE

Name	MCU_GTM_NO_OF_ATOM_AVAILABLE	
Description	Specifies the number of ATOM modules available in hardware.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is generated based on the number of ATOMs available in device.	
Example(s)	Action Generated output	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Number of ATOMs available = 8	<pre>#define MCU_GTM_NO_OF_ATOM_AVAILABLE (8U)</pre>
Number of ATOMs available = 12	<pre>#define MCU_GTM_NO_OF_ATOM_AVAILABLE (12U)</pre>

1.1.27 Macro: MCU_GTM_NO_OF_TIM_AVAILABLE

Table 27 MCU_GTM_NO_OF_TIM_AVAILABLE

TUDIC 21 MCG_GTM_NG_GT_TIM_AVAILABLE		
Name	MCU_GTM_NO_OF_TIM_AVAILABLE	
Description	Specifies the number of TIM modules available in hardware.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is generated based on the number of TIMs available in device.	
Example(s)	Action Generated output	
	Number of TIMs available = 8	<pre>#define MCU_GTM_NO_OF_TIM_AVAILABLE (8U)</pre>
	Number of TIMs available = 12	<pre>#define MCU_GTM_NO_OF_TIM_AVAILABLE (12U)</pre>

1.1.28 Macro: MCU_GTM_NO_OF_TBU_CH_AVAILABLE

Table 28 MCU_GTM_NO_OF_TBU_CH_AVAILABLE

Name	MCU_GTM_NO_OF_TBU_CH_AVAILABLE	
Description	Specifies the number of TBU channels available in GTM.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is generated based on the number of TBU channels available in device.	
Example(s)	Action Generated output	
	Number of TBU channels available = 1	<pre>#define MCU_GTM_NO_OF_TBU_CH_AVAILABLE (1U)</pre>
	Number of TBU channels available = 3	<pre>#define MCU_GTM_NO_OF_TBU_CH_AVAILABLE (3U)</pre>

1.1.29 Macro: MCU_GTM_NO_OF_CCM_AVAILABLE

Table 29 MCU_GTM_NO_OF_CCM_AVAILABLE

Name	MCU_GTM_NO_OF_CCM_AVAILABLE
Description	Specifies the number of clusters available in GTM.

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	Note: This macro is not configurable by the user.	
Verification method	The macro is generated based on the number of clusters available in device.	
Example(s)	Action	Generated output
	Number of clusters available = 5	<pre>#define MCU_GTM_NO_OF_CCM_AVAILABLE (5U)</pre>
	Number of clusters available = 12	<pre>#define MCU_GTM_NO_OF_CCM_AVAILABLE (12U)</pre>

1.1.30 Macro: MCU_GTM_NO_OF_TOUTSEL_AVAILABLE

Table 30 MCU_GTM_NO_OF_TOUTSEL_AVAILABLE

TABLE 30 MCG_GTM_NGG_GT_TGGT3EE_AVAILABLE		
Name	MCU_GTM_NO_OF_TOUTSEL_AVAILABLE	
Description	Specifies the number of TOUTSEL registers available in GTM.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is generated based on the number of Toutsel registers available in device.	
Example(s)	Action Generated output	
	Number of Toutsel registers available = 34	<pre>#define MCU_GTM_NO_OF_TOUTSEL_AVAILABLE (34U)</pre>
	Number of Toutsel registers available = 17	#define MCU_GTM_NO_OF_TOUTSEL_AVAILABLE (17U)

1.1.31 Macro: MCU_GTM_CLS_CLK_CFG_RESET_VAL

Table 31 MCU_GTM_CLS_CLK_CFG_RESET_VAL

Name	MCU_GTM_CLS_CLK_CFG_RESET_VAL	
Description	Specifies the reset value of GTM cluster clock configuration register	
Verification method	The macro is generated based on the number of clusters available in device. Steps involved for generation of macro are: 1. ResetVal = 0x2 2. A loop is run for the number of clusters available. 3. ResetVal = ((ResetVal << Index of Loop) ResetVal).	
Example(s)	Action	Generated output
	Number of clusters available = 4	<pre>#define MCU_GTM_CLS_CLK_CFG_RESET_VAL (0x000000aaU)</pre>
	Number of clusters available = 12	<pre>#define MCU_GTM_CLS_CLK_CFG_RESET_VAL (0x00aaaaaau)</pre>

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.1.32 Macro: MCU_GTM_TO_DSADC_TRIG_AVAILABLE

Table 32 MCU_GTM_TO_DSADC_TRIG_AVAILABLE

MD(C 32		
Name	MCU_GTM_TO_DSADC_TRIG_AVAILABLE	
Description	Specifies whether GTM to DSADC trigger is available in hardware or not. Note: This macro is not configurable by the user.	
Verification method	The macro is generated as STD_ON if even one Dsadc channel is available in the hardware, else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	Number of Dsadc channels available in Hardware = 8	<pre>#define MCU_GTM_TO_DSADC_TRIG_AVAILABLE (STD_ON)</pre>
	Number of Dsadc channels available in Hardware = 0	<pre>#define MCU_GTM_TO_DSADC_TRIG_AVAILABLE (STD_OFF)</pre>

1.1.33 Macro: MCU_GTM_TO_DSADC_TRIG1

Table 33 MCU_GTM_TO_DSADC_TRIG1

Name	MCU_GTM_TO_DSADC_TRIG1	
Description	Specifies whether GTM to DSADC trigger 1 is available in hardware or not.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is generated as STD_ON if more than 8 Dsadc channels are available in the hardware is else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	Number of Dsadc channels available in Hardware = 10	#define MCU_GTM_TO_DSADC_TRIG1 (STD_ON)
	Number of Dsadc channels available in Hardware = 5	<pre>#define MCU_GTM_TO_DSADC_TRIG1 (STD_OFF)</pre>

1.1.34 Macro: MCU_TBU_CH_EN_MSK

Table 34 MCU_TBU_CH_EN_MSK

Name	MCU_TBU_CH_EN_MSK	
Description	Specifies the mask for available TBU channels	
Verification method	The macro is generated based on the number of TBU channels available in the hardware. The value is generated based on following algorithm: 1. A loop runs for the number of TBU channels 2. MaskVal = MaskVal (3 << (2 * Loopindex))	
Example(s)	Action	Generated output

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Number of TBU channels available in Hardware = 4	<pre>#define MCU_TBU_CH_EN_MSK (0x000000ffU)</pre>
Number of TBU channels available in Hardware = 2	#define MCU_TBU_CH_EN_MSK (0x000000fU)

1.1.35 Macro: MCU_MAIN_OSC_FREQ

Table 35 MCU_MAIN_OSC_FREQ

_		
Name	MCU_MAIN_OSC_FREQ	
Description	Specifies the frequency of main oscillator used for clock generation in MHz	
Verification method	The macro is generated based on the value assigned in configuration parameter 'McuGeneralConfiguration/McuMainOscillatorFrequency'.	
Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuMainOscillatorFrequency = 16 MHz	#define MCU_MAIN_OSC_FREQ (16U)
	McuGeneralConfiguration/ McuMainOscillatorFrequency = 20 MHz	#define MCU_MAIN_OSC_FREQ (20U)

1.1.36 Macro: MCU_SYSCLK_FREQ

Table 36 MCU_SYSCLK_FREQ

· ·		
Name	MCU_SYSCLK_FREQ	
Description	Specifies the frequency of SYSCLK used for clock generation in MHz	
Verification method	The macro is generated based on the value assigned in configuration parameter 'McuGeneralConfiguration/McuSysClkFrequency'.	
Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuSysClkFrequency = 16 MHz	#define MCU_SYSCLK_FREQ (16U)
	McuGeneralConfiguration/ McuSysClkFrequency = 20 MHz	#define MCU_SYSCLK_FREQ (20U)

1.1.37 Macro: MCU_BACKUP_FREQ

Table 37 MCU_BACKUP_FREQ

Name	MCU_BACKUP_FREQ	
Description	Specifies the frequency of backup clock.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is generated based on the value of backup clock used (in MHz).	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Example(s)	Action	Generated output
	Backup clock Frequency = 100	#define MCU BACKUP FREQ (100U)
	MHz	

1.1.38 Macro: MCU_CCU60_USED

Table 38 MCU_CCU60_USED

Tuble 30 Med_eed00_03Eb			
Name	MCU_CCU60_USED		
Description	Specifies the module which rese	Specifies the module which reserves CCU6 kernel 0	
Verification method	The macro is generated as STD_OFF if configuration parameter 'McuCcu6ModuleAllocationConf_0/McuCcu6ModuleAllocationConf' is set to 'CCU6_MODULE_NOT_USED' else is generated as STD_ON.		
Example(s)	Action	Generated output	
	McuCcu6ModuleAllocationCo nf_0/ McuCcu6ModuleAllocationCo nf = CCU6_MODULE_NOT_USED	#define MCU_CCU60_USED (STD_OFF)	
	McuCcu6ModuleAllocationCo nf_0/ McuCcu6ModuleAllocationCo nf = CCU6_MODULE_USED_BY_IC U_DRIVER	<pre>#define MCU_CCU60_USED (STD_ON)</pre>	


1.1.39 Macro: MCU_CCU61_USED

Table 39 MCU CCU61 USED

Table 39 MCU_C	7091_02ED		
Name	MCU_CCU61_USED	MCU_CCU61_USED	
Description	Specifies the module which reserves CCU6 kernel 1		
Verification method	The macro is generated as STD_OFF if configuration parameter 'McuCcu6ModuleAllocationConf_1/McuCcu6ModuleAllocationConf' is set to 'CCU6_MODULE_NOT_USED' else is generated as STD_ON.		
Example(s)	Action	Generated output	
	McuCcu6ModuleAllocationCo nf_1/ McuCcu6ModuleAllocationCo nf = CCU6_MODULE_NOT_USED	<pre>#define MCU_CCU61_USED (STD_OFF)</pre>	
	McuCcu6ModuleAllocationCo nf_1/ McuCcu6ModuleAllocationCo nf = CCU6_MODULE_USED_BY_IC U_DRIVER	#define MCU_CCU61_USED (STD_ON)	

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





1.1.40 Macro: MCU_GPT1_USED

Table 40 MCU_GPT1_USED

Table 40 MCU_GPTI_USED			
Name	MCU_GPT1_USED	MCU_GPT1_USED	
Description	Specifies the module which reserves GPT block 1.		
Verification method	The macro is generated as STD_ON if any of the configuration parameter 'McuHardwareResourceAllocationConf/ McuGpt12ModuleAllocationConf/ GPT_TIMER_x' where x=2, 3, 4 is not set to 'GPT_TIMER_NOT_USED' else is generated as STD_OFF.		
Example(s)	Action	Generated output	
	McuHardwareResourceAlloca tionConf/ McuGpt12ModuleAllocationC onf_0/ GPT_TIMER_2 = GPT_TIMER_NOT_USED	#define MCU_GPT1_USED (STD_OFF)	
	McuHardwareResourceAlloca tionConf/ McuGpt12ModuleAllocationC onf_0/ GPT_TIMER_3 = GPT_TIMER_USED_BY_ICU_D RIVER	#define MCU_GPT1_USED (STD_ON)	

1.1.41 Macro: MCU_GPT2_USED

Table 41 MCU_GPT2_USED

Name	MCU_GPT2_USED	
Description	Specifies the module which reserves GPT block 2.	
Verification method	The macro is generated as STD_ON if any of the configuration parameter 'McuHardwareResourceAllocationConf/ McuGpt12ModuleAllocationConf/ GPT_TIMER_x' where x=5, 6 is not set to 'GPT_TIMER_NOT_USED' else is generated as STD_OFF.	
Example(s)	Action	Generated output
	McuHardwareResourceAlloca tionConf/ McuGpt12ModuleAllocationC onf_3/ GPT_TIMER_5= GPT_TIMER_NOT_USED	<pre>#define MCU_GPT2_USED (STD_OFF)</pre>
	McuHardwareResourceAlloca tionConf/ McuCcu6ModuleAllocationCo nf_3/ GPT_TIMER_6 = GPT_TIMER_USED_BY_ICU_D RIVER	#define MCU_GPT2_USED (STD_ON)

1.1.42 Macro: MCU_OSCVAL_REG_VALUE

Table 42 MCU_OSCVAL_REG_VALUE

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Name	MCU_OSCVAL_REG_VALUE	
Description	Specifies the oscillator value to be configured in Oscillator configuration register	
Verification method	The macro is generated with a value only when configuration parameter 'McuGeneralConfiguration/McuOscillatorMode' is configured as 'EXT_CRYSTAL_CERAMIC_RES_MODE_SELO'. The value is calculated based on following formula: Oscillator value = McuGeneralConfiguration/McuMainOscillatorFrequency - 15	
Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuMainOscillatorFrequency = 20 MHz McuGeneralConfiguration/ McuOscillatorMode = EXT_CRYSTAL_CERAMIC_RES _MODE_SEL0	#define MCU_OSCVAL_REG_VALUE (0x5U)
	McuGeneralConfiguration/Mc uMainOscillatorFrequency = 25 MHz McuGeneralConfiguration/ McuOscillatorMode =	#define MCU_OSCVAL_REG_VALUE (0xAU)
	EXT_CRYSTAL_CERAMIC_RES _MODE_SEL0	

1.1.43 Macro: MCU_SYSCLK_OSCVAL

Table 43 MCU_SYSCLK_OSCVAL

Name	MCU_SYSCLK_OSCVAL	
Description	Specifies the value to be configured in Oscillator configuration register in order to enable the oscillator watchdog monitoring for SYSCLK	
Verification method	The value of macro is calculated based on following formula: Oscillator value = McuGeneralConfiguration/McuSysClkFrequency - 15	
Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuSysClkFrequency = 20 MHz	<pre>#define MCU_SYSCLK_OSCVAL (0x5U)</pre>
	McuGeneralConfiguration/Mc uSysClkFrequency = 25 MHz	#define MCU_SYSCLK_OSCVAL (0xAU)

1.1.44 Macro: MCU_OSC_CAPACITANCE_EN

Table 44 MCU_OSC_CAPACITANCE_EN

Name	MCU_OSC_CAPACITANCE_EN	
Description	Specifies the oscillator value to be configured in Oscillator configuration register	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Verification method	The macro is generated with a value only when configuration parameter 'McuGeneralConfiguration/McuOscAmpRegulationEnable' is set to 'True'. Bit 23 is set if 'McuGeneralConfiguration/McuOscAmpRegulationEnable' is set to 'True' else 0. Bit 24 is set if 'McuGeneralConfiguration/McuOscCapacitance0Enable' is set to 'True' else 0. Bit 25 is set if 'McuGeneralConfiguration/McuOscCapacitance1Enable' is set to 'True' else 0. Bit 26 is set if 'McuGeneralConfiguration/McuOscCapacitance2Enable' is set to 'True' else 0. Bit 27 is set if 'McuGeneralConfiguration/McuOscCapacitance3Enable' is set to 'True' else 0. Other bits are always set to 0.	
Example(s)	Action	Generated output
Example(s)	McuGeneralConfiguration/ McuOscAmpRegulationEnabl e = True McuGeneralConfiguration/Mc uOscCapacitance0Enable = False McuGeneralConfiguration/Mc uOscCapacitance1Enable = True McuGeneralConfiguration/Mc uOscCapacitance2Enable = True McuGeneralConfiguration/Mc uOscCapacitance3Enable = True True	#define MCU_OSC_CAPACITANCE_EN (0x0f800000U)
	McuGeneralConfiguration/ McuOscAmpRegulationEnabl e = False	#define MCU_OSC_CAPACITANCE_EN (0x000000000)

1.1.45 Macro: MCU_OSC_MODE

Table 45 MCU_OSC_MODE

Name	MCU_OSC_MODE	
Description	Specifies the mode in which the oscillator is configured	
Verification method	The macro is generated with the suffixed value specified in the option selected in configuration parameter 'McuGeneralConfiguration/McuOscillatorMode' after '_SEL' keyword.	
Example(s)	Action Generated output	
	McuGeneralConfiguration/Mc uOscillatorMode = EXT_CRYSTAL_CERAMIC_RES	<pre>#define MCU_OSC_MODE (0U)</pre>

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

_MODE_SEL0	
McuGeneralConfiguration/Mc	#define MCU_OSC_MODE (2U)
uOscillatorMode =	
EXT_INPUT_CLOCK_MODE_S	
EL2	

1.1.46 Macro: MCU_SYSTEM_MODE_CORE

Table 46 MCU SYSTEM MODE CORE

Table 46 MCU_SYSTEM_MODE_CORE			
Name	MCU_SYSTEM_MODE_CORE	MCU_SYSTEM_MODE_CORE	
Description	Specifies the CPU responsible for initiating sleep/standby modes.		
Verification method	The macro is generated with a numeric value only when any one of sleep or standby mode is configured in configuration parameter 'McuModeSettingConf/McuMode' else it is generated as 'MCU_SYSTEM_CORE_NOT_DEFINED'.		
	When sleep/standby mode is configured the macro is generated based on the suffixed numeric value after '_SEL' keyword in configuration parameter 'McuGeneralConfiguration/ McuSystemModeCpuCore' and the value is added with 1.		
Example(s)	Action Generated output		
	McuGeneralConfiguration/Mc uSystemModeCpuCore = CPU_SYSTEM_CORE1_SEL1	<pre>#define MCU_SYSTEM_MODE_CORE (2U)</pre>	
	McuModeSettingConf/McuMo de = Sleep/Standby		
	McuGeneralConfiguration/Mc uSystemModeCpuCore = CPU_SYSTEM_CORE1_SEL4	<pre>#define MCU_SYSTEM_MODE_CORE (5U)</pre>	
	McuModeSettingConf/McuMo de = Sleep/Standby		
	McuModeSettingConf/McuMo de = Idle	<pre>#define MCU_SYSTEM_MODE_CORE (MCU_SYSTEM_CORE_NOT_DEFINED)</pre>	

1.1.47 Macro: MCU_IDLE_MODE_CORE

Table 47 MCU_IDLE_MODE_CORE

Name	MCU_IDLE_MODE_CORE		
Description	Specifies the CPU responsible for	Specifies the CPU responsible for initiating idle mode.	
Verification method	The macro is generated with a value only when idle mode is configured in configuration parameter 'McuModeSettingConf/McuMode' else it is generated as 'MCU_IDLE_CORE_NOT_DEFINED'. When idle mode is configured the macro is generated based on the suffixed numeric value after '_SEL' keyword in configuration parameter 'McuGeneralConfiguration/ McuIdleModeCpuCore'.		
Example(s)	Action Generated output		
	McuGeneralConfiguration/Mc uIdleModeCpuCore = CPU_IDLE_CORE0_SEL1	#define MCU_IDLE_MODE_CORE (1U)	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver


McuModeSettingConf/McuMo de = Idle	
McuGeneralConfiguration/Mc uIdleModeCpuCore = CPU_IDLE_CORE3_SEL4 McuModeSettingConf/McuMo de = Idle	<pre>#define MCU_SYSTEM_MODE_CORE (4U)</pre>
McuModeSettingConf/McuMo de = Sleep/Standby	#define MCU_IDLE_MODE_CORE (MCU_IDLE_CORE_NOT_DEFINED)

1.1.48 Macro: MCU_NO_OF_STDBY_RAM_BLK

Table 48 MCU NO OF STDBY RAM BLK

Table 48 MCU_NO_OF_STDBY_RAM_BLK			
Name	MCU_NO_OF_STDBY_RAM_BLK		
Description	Specifies the number of standby RAM blocks configured.		
Verification method	The macro is generated with a value only when standby mode is configured in configuration parameter 'McuModeSettingConf/McuMode' else it is generated as '0'. When standby mode is configured the macro is generated based on the suffixed numeric value after '_SEL' keyword in configuration parameter 'McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeRamEnable'.		
	If the numeric value is 1, macro	is generated with a value of 1.	
	If numeric value is 2, macro is go If numeric value is 4, macro is go	enerated with value 3.	
	If numeric value is 7, macro is generated with value 4.		
	Other values are not configurable by the user.		
Example(s)	Action McuStdbyModeSettingConf/M cuStdbyModeRamEnable = MCU_STANDBYRAM_CPU0_BL K0_SEL1	#define MCU_NO_OF_STDBY_RAM_BLK (1U)	
	McuModeSettingConf/McuMo de = Standby		
	McuStdbyModeSettingConf/M cuStdbyModeRamEnable = MCU_STANDBYRAM_CPU0_BL K0_BLK1_SEL2 McuModeSettingConf/McuMo de = Standby	<pre>#define MCU_NO_OF_STDBY_RAM_BLK (2U)</pre>	
	McuStdbyModeSettingConf/M cuStdbyModeRamEnable = MCU_STANDBYRAM_CPU1_BL K0_BLK1_SEL4 McuModeSettingConf/McuMo de = Standby	<pre>#define MCU_NO_OF_STDBY_RAM_BLK (3U)</pre>	

MCAL Configuration Verification Manual for Mcu





Mcu driver

McuStdbyModeSettingConf/M cuStdbyModeRamEnable = MCU_STANDBYRAM_CPU0_C PU1_BLK0_BLK1_SEL7 McuModeSettingConf/McuMo de = Standby	<pre>#define MCU_NO_OF_STDBY_RAM_BLK (4U)</pre>
McuModeSettingConf/McuMo de = Idle/Sleep	#define MCU_NO_OF_STDBY_RAM_BLK (0U)

1.1.49 Macro: MCU_TRAPDISO_RESET_VAL

Table 49 MCU_TRAPDISO_RESET_VAL

Name	MCU_TRAPDISO_RESET_VAL	
-		
Description	Specifies the reset value of Trap disable configuration register for CPUs 0-3 based on	
	availability	
Verification method	The macro is generated with a fixed value based on number of CPUs available.	
	Bits 0-3 will be 1 for CPU0.	
	Bits 8-11 will be 1 for CPU1 if av	ailable else these bits will be 0.
	Bits 16-19 will be 1 for CPU2 if a	vailable else these bits will be 0.
	Bits 24-27 will be 1 for CPU3 if available else these bits will be 0. Other bits are reserved and written with a value of 1.	
Example(s)	Action Generated output	
	Number of cores available =1	<pre>#define MCU_TRAPDISO_RESET_VAL (0xF0F0F0FFU)</pre>
	Number of cores available =2	<pre>#define MCU_TRAPDISO_RESET_VAL (0xF0F0FFFFU)</pre>
	Number of cores available =3	<pre>#define MCU_TRAPDISO_RESET_VAL (0xF0FFFFFFU)</pre>
	Number of cores available =4	<pre>#define MCU_TRAPDISO_RESET_VAL (0xFFFFFFFFU)</pre>

1.1.50 Macro: MCU_TRAPDIS1_RESET_VAL

Table 50 MCU_TRAPDIS1_RESET_VAL

Example(s)	Action	Generated output	
	Other bits are reserved and written with a value of 1.		
	Bits 16-31 are reserved and written with a value of 0.		
	Bits 8-11 will be 1 for CPU5 if available else these bits will be 0.		
	Bits 0-3 will be 1 for CPU4 if available else these bits will be 0.		
Verification method	The macro is generated with a fixed value based on number of CPUs available.		
Description	Specifies the reset value of Trap disable configuration register for CPUs 4-5 based on availability		
Name	MCU_TRAPDIS1_RESET_VAL		

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Number of cores available =5	<pre>#define MCU_TRAPDIS1_RESET_VAL (0x0000F0FFU)</pre>
Number of cores available =6	<pre>#define MCU_TRAPDIS1_RESET_VAL (0x0000FFFFU)</pre>

1.1.51 Macro: MCU_MCAL_SUPERVISOR

Table 51 MCU_MCAL_SUPERVISOR

Name	MCU_MCAL_SUPERVISOR	
Description	Specifies the mode of operation for MCU driver is Supervisor.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is always generated with a value of 0.	
Example(s)	Action Generated output	
_	Generate Mcu_Cfg.h	#define MCU_MCAL_SUPERVISOR (0U)

1.1.52 Macro: MCU_MCAL_USER1

Table 52 MCU_MCAL_USER1

Name	MCU_MCAL_USER1	
Description	Specifies the mode of operation for MCU driver is User1.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is always generated with a value of 1.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	#define MCU_MCAL_USER1 (1U)

1.1.53 Macro: MCU_SYSTEM_CORE_NOT_DEFINED

Table 53 MCU_SYSTEM_CORE_NOT_DEFINED

Name	MCU_SYSTEM_CORE_NOT_DEFINED	
Description	Specifies that CPU to initiate sleep/standby modes is not defined. Note: This macro is not configurable by the user.	
Verification method	The macro is always generated with a value of 0.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	<pre>#define MCU_SYSTEM_CORE_NOT_DEFINED (0U)</pre>

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.1.54 Macro: MCU_IDLE_CORE_NOT_DEFINED

Table 54 MCU_IDLE_CORE_NOT_DEFINED

Name	MCU_IDLE_CORE_NOT_DEFINED	
Description	Specifies that CPU to initiate idle mode is not defined.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is always generated with a value of 7.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	<pre>#define MCU_IDLE_CORE_NOT_DEFINED (7U)</pre>

1.1.55 Macro: MCU_IDLE

Table 55 MCU_IDLE

—		
Name	MCU_IDLE	
Description	Specifies the value of idle mode.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is always generated with a value of 0.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	#define MCU_IDLE (0U)

1.1.56 Macro: MCU_SLEEP

Table 56 MCU_SLEEP

Name	MCU_SLEEP	
Description	Specifies the value of sleep mode.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is always generated with a value of 1.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	#define MCU_SLEEP (1U)

1.1.57 Macro: MCU_STANDBY

Table 57 MCU_STANDBY

	
Name	MCU_STANDBY
Description	Specifies the value of standby mode.

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	Note: This macro is not configurable by the user.	
Verification method	The macro is always generated with a value of 2.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	#define MCU_STANDBY (2U)

1.1.58 Macro: MCU_MAX_NO_MODES

Table 58 MCU_MAX_NO_MODES

Name	MCU_MAX_NO_MODES	
Description	Specifies the maximum number of powerdown modes available (idle, sleep and standby). Note: This macro is not configurable by the user.	
	Note. This macro is not configurable by the user.	
Verification method	The macro is always generated with a value of 3.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	#define MCU_MAX_NO_MODES (3U)

1.1.59 Macro: MCU_ENABLE_DEM_REPORT

Table 59 MCU_ENABLE_DEM_REPORT

Name	MCU_ENABLE_DEM_REPORT	
Description	Indicates that reporting of DEMs is enabled.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is always generated with a value of 1.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	#define MCU_ENABLE_DEM_REPORT (1U)

1.1.60 Macro: MCU_DISABLE_DEM_REPORT

Table 60 MCU_DISABLE_DEM_REPORT

Name	MCU_DISABLE_DEM_REPORT	
Description	Indicates that reporting of DEMs is disabled.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is always generated with a value of 0.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	#define MCU_DISABLE_DEM_REPORT (0U)

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.1.61 Macro: MCU_E_OSC_FAILURE_DEM_REPORT

Table 61 MCU_E_OSC_FAILURE_DEM_REPORT

· · · · · · · · · · · · · · · · · · ·		
Name	MCU_E_OSC_FAILURE_DEM_REPORT	
Description	Enables/Disables DEM reporting for Oscillator failure.	
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_OSC_FAILURE' else it is generated as 'MCU_DISABLE_DEM_REPORT'	
Example(s)	Action Configure a node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_OSC_FAILURE	#define MCU_E_OSC_FAILURE_DEM_REPORT (MCU_ENABLE_DEM_REPORT)
	Don't configure any node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_OSC_FAILURE	<pre>#define MCU_E_OSC_FAILURE_DEM_REPORT (MCU_DISABLE_DEM_REPORT)</pre>

1.1.62 Macro: MCU_E_OSC_FAILURE

Table 62 MCU E OSC FAILURE

Table 62 MCU_E_OSC_FAILURE		
Name	MCU_E_OSC_FAILURE	
Description	Specifies the value configured for DEM for oscillator failure.	
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_OSC_FAILURE'	
Example(s)	Action	Generated output
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_OSC_FAILURE = DemEventParameter_0	<pre>#define MCU_E_OSC_FAILURE (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_OSC_FAILURE = DemEventParameter_2	<pre>#define MCU_E_OSC_FAILURE (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.1.63 Macro: MCU_E_SYSTEM_PLL_TIMEOUT_ERR_DEM_REPORT

Table 63 MCU_E_SYSTEM_PLL_TIMEOUT_ERR_DEM_REPORT

Name	MCU_E_SYSTEM_PLL_TIMEOUT_ERR_DEM_REPORT	
Description	Enables/Disables DEM reporting for System pll locking timeout.	
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_SYSTEM_PLL_TIMEOUT_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'	
Example(s)	(s) Action Generated output	
	Configure a node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_SYSTEM_PLL_TIMEO UT_ERR	<pre>#define MCU_E_SYSTEM_PLL_TIMEOUT_ERR_DEM_REPO RT (MCU_ENABLE_DEM_REPORT)</pre>
	Don't configure any node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_SYSTEM_PLL_TIMEO UT_ERR	<pre>#define MCU_E_SYSTEM_PLL_TIMEOUT_ERR_DEM_REPO RT (MCU_DISABLE_DEM_REPORT)</pre>

1.1.64 Macro: MCU_E_SYSTEM_PLL_TIMEOUT_ERR

Table 64 MCU_E_SYSTEM_PLL_TIMEOUT_ERR

Table 04 MCO_L_STSTEM_FEL_TIMEOUT_ERK			
Name	MCU_E_SYSTEM_PLL_TIMEOUT	MCU_E_SYSTEM_PLL_TIMEOUT_ERR	
Description	Specifies the value configured for DEM for system pll locking timeout error.		
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/McuDemEventParameterRefsConf_0/ MCU_E_SYSTEM_PLL_TIMEOUT_ERR'		
Example(s)	Action Generated output		
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_SYSTEM_PLL_TIMEO UT_ERR = DemEventParameter_0	<pre>#define MCU_E_SYSTEM_PLL_TIMEOUT_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>	
	Configure the node in McuDemEventParameterRefs Conf/	<pre>#define MCU_E_SYSTEM_PLL_TIMEOUT_ERR (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

McuDemEventParameterRefs	
Conf_0/	
MCU_E_SYSTEM_PLL_TIMEO	
UT_ERR =	
DemEventParameter_2	

1.1.65 Macro: MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR_DEM_REPORT

Table 65 MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR_DEM_REPORT

Table 65 MCU_E	_PERIPHERAL_PLL_TIMEOUT_EI	RR_DEM_REPORT
Name	MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR_DEM_REPORT	
Description	Enables/Disables DEM reporting for peripheral pll locking timeout.	
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/McuDemEventParameterRefsConf_0/MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'	
Example(s)	Action	Generated output
	Configure a node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PERIPHERAL_PLL_TI MEOUT_ERR	#define MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR_DEM_ REPORT (MCU_ENABLE_DEM_REPORT)
	Don't configure any node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PERIPHERAL_PLL_TI MEOUT_ERR	#define MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR_DEM_ REPORT (MCU_DISABLE_DEM_REPORT)

1.1.66 Macro: MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR

Table 66 MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR

Name	MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR	
Description	Specifies the value configured for DEM for peripheral pll locking timeout error.	
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/McuDemEventParameterRefsConf_0/ MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR'	
Example(s)	Action Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/	<pre>#define MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

MCU_E_PERIPHERAL_PLL_TI MEOUT_ERR = DemEventParameter_0	
Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PERIPHERAL_PLL_TI MEOUT_ERR = DemEventParameter_2	<pre>#define MCU_E_PERIPHERAL_PLL_TIMEOUT_ERR (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>

1.1.67 Macro: MCU_E_SYSTEM_PLL_LOCK_LOSS_DEM_REPORT

Table 67 MCU E SYSTEM PLL LOCK LOSS DEM REPORT

Table 07 MCO_E_3T3TEM_PLE_LOCK_LO33_DEM_REPORT		
Name	MCU_E_SYSTEM_PLL_LOCK_LOSS_DEM_REPORT	
Description	Enables/Disables DEM reporting for system pll lock loss.	
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/McuDemEventParameterRefsConf_0/MCU_E_SYSTEM_PLL_LOCK_LOSS' else it is generated as 'MCU_DISABLE_DEM_REPORT'	
Example(s)	Action Generated output	
	Configure a node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_SYSTEM_PLL_LOCK_ LOSS	<pre>#define MCU_E_SYSTEM_PLL_LOCK_LOSS_DEM_REPORT (MCU_ENABLE_DEM_REPORT)</pre>
	Don't configure a node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_SYSTEM_PLL_LOCK_ LOSS	<pre>#define MCU_E_SYSTEM_PLL_LOCK_LOSS_DEM_REPORT (MCU_DISABLE_DEM_REPORT)</pre>

1.1.68 Macro: MCU_E_SYSTEM_PLL_LOCK_LOSS

Table 68 MCU_E_SYSTEM_PLL_LOCK_LOSS

Name	MCU_E_SYSTEM_PLL_LOCK_LOSS
Description	Specifies the value configured for DEM for system pll lock loss.
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/McuDemEventParameterRefsConf_0/ MCU_E_SYSTEM_PLL_LOCK_LOSS'

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Example(s)	Action	Generated output
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_SYSTEM_PLL_LOCK_ LOSS= DemEventParameter_0	<pre>#define MCU_E_SYSTEM_PLL_LOCK_LOSS (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_SYSTEM_PLL_LOCK_ LOSS = DemEventParameter_2	<pre>#define MCU_E_SYSTEM_PLL_LOCK_LOSS (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>

1.1.69 Macro: MCU_E_PERIPHERAL_PLL_LOCK_LOSS_DEM_REPORT

Table 69 MCU_E_PERIPHERAL_PLL_LOCK_LOSS_DEM_REPORT

Name	MCU_E_PERIPHERAL_PLL_LOCK_LOSS_DEM_REPORT	
Description	Enables/Disables DEM reporting for peripheral pll lock loss.	
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_PERIPHERAL_PLL_LOCK_LOSS' else it is generated as 'MCU_DISABLE_DEM_REPORT'	
Example(s)	mple(s) Action Generated output	
	Configure a node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PERIPHERAL_PLL_LO CK_LOSS	#define MCU_E_PERIPHERAL_PLL_LOCK_LOSS_DEM_RE PORT (MCU_ENABLE_DEM_REPORT)
	Don't configure any node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PERIPHERAL_PLL_LO CK_LOSS	<pre>#define MCU_E_PERIPHERAL_PLL_LOCK_LOSS_DEM_RE PORT (MCU_DISABLE_DEM_REPORT)</pre>

1.1.70 Macro: MCU_E_PERIPHERAL_PLL_LOCK_LOSS

Table 70 MCU_E_PERIPHERAL_PLL_LOCK_LOSS

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Name	MCU_E_PERIPHERAL_PLL_LOCK_LOSS	
Description	Specifies the value configured for DEM for peripheral pll lock loss.	
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_PERIPHERAL_PLL_LOCK_LOSS'	
Example(s)	Action	Generated output
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PERIPHERAL_PLL_LO CK_LOSS= DemEventParameter_0	<pre>#define MCU_E_PERIPHERAL_PLL_LOCK_LOSS (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PERIPHERAL_PLL_LO CK_LOSS = DemEventParameter_2	<pre>#define MCU_E_PERIPHERAL_PLL_LOCK_LOSS (DemConf_DemEventParameter_DemEventParameter_2)</pre>

1.1.71 Macro: MCU_E_GTM_CLC_ENABLE_ERR_DEM_REPORT

Table 71 MCU_E_GTM_CLC_ENABLE_ERR_DEM_REPORT

Name	MCU_E_GTM_CLC_ENABLE_ERR_DEM_REPORT	
Description	Enables/Disables DEM reporting for GTM CLC enabling error.	
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_GTM_CLC_ENABLE_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'	
Example(s)	Action Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GTM_CLC_ENABLE_E RR	#define MCU_E_GTM_CLC_ENABLE_ERR_DEM_REPORT (MCU_ENABLE_DEM_REPORT)
	Don't configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/	#define MCU_E_GTM_CLC_ENABLE_ERR_DEM_REPORT (MCU_DISABLE_DEM_REPORT)

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

MCU_E_GTM_CLC_ENABLE_E	
RR	

1.1.72 Macro: MCU_E_GTM_CLC_ENABLE_ERR

Table 72 MCU_E_GTM_CLC_ENABLE_ERR

Table 12 MCO_E_GTM_CLC_ENABLE_ERR			
Name	MCU_E_GTM_CLC_ENABLE_ERR		
Description	Specifies the value configured for DEM for GTM CLC enabling error.		
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_GTM_CLC_ENABLE_ERR'		
Example(s)	Action	Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GTM_CLC_ENABLE_E RR= DemEventParameter_0	<pre>#define MCU_E_GTM_CLC_ENABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GTM_CLC_ENABLE_E RR = DemEventParameter_2	<pre>#define MCU_E_GTM_CLC_ENABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>	

1.1.73 Macro: MCU_E_GTM_CLC_DISABLE_ERR_DEM_REPORT

Table 73 MCU_E_GTM_CLC_DISABLE_ERR_DEM_REPORT

Name	MCU_E_GTM_CLC_DISABLE_ERR_DEM_REPORT		
Description	Enables/Disables DEM reporting for GTM CLC disabling error.		
configuration 'McuDemEvent		conf_0/ MCU_E_GTM_CLC_DISABLE_ERR' else it is	
Example(s)	Action	Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GTM_CLC_DISABLE_E RR	<pre>#define MCU_E_GTM_CLC_DISABLE_ERR_DEM_REPORT (MCU_ENABLE_DEM_REPORT)</pre>	
	Don't configure the node in	#define	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

McuDemEventParameterRefs	MCU_E_GTM_CLC_DISABLE_ERR_DEM_REPORT
Conf/	(MCU_DISABLE_DEM_REPORT)
McuDemEventParameterRefs	
Conf_0/	
MCU_E_GTM_CLC_DISABLE_E	
RR	

1.1.74 Macro: MCU_E_GTM_CLC_DISABLE_ERR

Table 74 MCU_E_GTM_CLC_DISABLE_ERR

Table 74 MCU_E_	DIE 74 MCU_E_GTM_CLC_DISABLE_ERR		
Name	MCU_E_GTM_CLC_DISABLE_ERR		
Description	Specifies the value configured for DEM for GTM CLC disabling error.		
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_GTM_CLC_DISABLE_ERR'		
Example(s)	Action	Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GTM_CLC_DISABLE_E RR= DemEventParameter_0	<pre>#define MCU_E_GTM_CLC_DISABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GTM_CLC_DISABLE_E RR = DemEventParameter 2	<pre>#define MCU_E_GTM_CLC_DISABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>	

1.1.75 Macro: MCU_E_CONVCTRL_CLC_ENABLE_ERR_DEM_REPORT

Table 75 MCU_E_CONVCTRL_CLC_ENABLE_ERR_DEM_REPORT

Name	MCU_E_CONVCTRL_CLC_ENABLE_ERR_DEM_REPORT		
Description	Enables/Disables DEM reporting for converter control CLC enabling error.		
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/McuDemEventParameterRefsConf_0/ MCU_E_CONVCTRL_CLC_ENABLE_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'		
Example(s)	Action Generated output		
	Configure the node in McuDemEventParameterRefs Conf/McuDemEventParameterRefs	#define MCU_E_CONVCTRL_CLC_ENABLE_ERR_DEM_REP ORT (MCU_ENABLE_DEM_REPORT)	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Conf_0/ MCU_E_CONVCTRL_CLC_ENA BLE_ERR	
Don't configure the node in McuDemEventParameterRefs Conf/	#define MCU_E_CONVCTRL_CLC_ENABLE_ERR_DEM_REP ORT (MCU_DISABLE_DEM_REPORT)
McuDemEventParameterRefs Conf 0/	
MCU_E_CONVCTRL_CLC_ENA BLE_ERR	

1.1.76 Macro: MCU_E_CONVCTRL_CLC_ENABLE_ERR

Table 76 MCU E CONVCTRL CLC ENABLE ERR

Table 76 MCU_E	_E_CONVCTRL_CLC_ENABLE_ERR		
Name	MCU_E_CONVCTRL_CLC_ENABLE_ERR		
Description	Specifies the value configured for DEM for converter control CLC enabling error.		
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_CONVCTRL_CLC_ENABLE_ERR'		
Example(s)	Action	Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CONVCTRL_CLC_ENA BLE_ERR= DemEventParameter_0	<pre>#define MCU_E_CONVCTRL_CLC_ENABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E _CONVCTRL_CLC_ENABLE_ER R = DemEventParameter_2	<pre>#define MCU_E_CONVCTRL_CLC_ENABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>	

1.1.77 Macro: MCU_E_CONVCTRL_CLC_DISABLE_ERR_DEM_REPORT

Table 77 MCU_E_CONVCTRL_CLC_DISABLE_ERR_DEM_REPORT

Name	MCU_E_CONVCTRL_CLC_DISABLE_ERR_DEM_REPORT
Description	Enables/Disables DEM reporting for converter control CLC disabling error.
	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_CONVCTRL_CLC_DISABLE_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Example(s)	Action	Generated output
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CONVCTRL_CLC_DIS ABLE_ERR	#define MCU_E_CONVCTRL_CLC_DISABLE_ERR_DEM_RE PORT (MCU_ENABLE_DEM_REPORT)
	Don't configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CONVCTRL_CLC_DIS ABLE_ERR	#define MCU_E_CONVCTRL_CLC_DISABLE_ERR_DEM_RE PORT (MCU_DISABLE_DEM_REPORT)

1.1.78 Macro: MCU_E_CONVCTRL_CLC_DISABLE_ERR

Table 78 MCU_E_CONVCTRL_CLC_DISABLE_ERR

	MCU E CONVCTPL CLC DICABLE EDD			
Name	MCO_E_CONVCTRL_CLC_DISAB	MCU_E_CONVCTRL_CLC_DISABLE_ERR		
Description	Specifies the value configured f	Specifies the value configured for DEM for converter control CLC disabling error.		
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_CONVCTRL_CLC_DISABLE_ERR'			
Example(s)	Action Generated output			
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CONVCTRL_CLC_DIS ABLE_ERR= DemEventParameter_0	<pre>#define MCU_E_CONVCTRL_CLC_DISABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>		
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E _CONVCTRL_CLC_DISABLE_E RR = DemEventParameter_2	<pre>#define MCU_E_CONVCTRL_CLC_DISABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>		

1.1.79 Macro: MCU_E_CCUCON_UPDATE_ERR_DEM_REPORT

Table 79 MCU_E_CCUCON_UPDATE_ERR_DEM_REPORT

Name	MCU_E_	_CCUCON_UF	DATE_ERR	_DEM_REPORT

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Description	Enables/Disables DEM reporting for ccucon register update error.		
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_CCUCON_UPDATE_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'		
Example(s)	Action	Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CCUCON_UPDATE_E RR	<pre>#define MCU_E_CCUCON_UPDATE_ERR_DEM_REPORT (MCU_ENABLE_DEM_REPORT)</pre>	
	Don't configure a node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CCUCON_UPDATE_E RR	<pre>#define MCU_E_CCUCON_UPDATE_ERR_DEM_REPORT (MCU_DISABLE_DEM_REPORT)</pre>	

1.1.80 Macro: MCU_E_CCUCON_UPDATE_ERR

Table 80 MCU_E_CCUCON_UPDATE_ERR

145(000 14100_1	able of Med_L_ecocon_of DATL_ERR		
Name	MCU_E_CCUCON_UPDATE_ERR		
Description	Specifies the value configured for DEM for ccucon register update error.		
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_CCUCON_UPDATE_ERR'		
Example(s)	Action Generated output		
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CCUCON_UPDATE_E RR = DemEventParameter_0	<pre>#define MCU_E_CCUCON_UPDATE_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CCUCON_UPDATE_E RR = DemEventParameter_2	<pre>#define MCU_E_CCUCON_UPDATE_ERR (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>	



Mcu driver

1.1.81 Macro: MCU_E_CCU6_CLC_ENABLE_ERR_DEM_REPORT

Table 81 MCU_E_CCU6_CLC_ENABLE_ERR_DEM_REPORT

Name	MCU_E_CCU6_CLC_ENABLE_EF	MCU_E_CCU6_CLC_ENABLE_ERR_DEM_REPORT	
Description	Enables/Disables DEM reporting	Enables/Disables DEM reporting for CCU6 CLC enabling error.	
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_CCU6_CLC_ENABLE_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'		
Example(s)	Action	Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CCU6_CLC_ENABLE_ ERR	<pre>#define MCU_E_CCU6_CLC_ENABLE_ERR_DEM_REPORT (MCU_ENABLE_DEM_REPORT)</pre>	
	Don't configure any node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CCU6_CLC_ENABLE_ ERR	<pre>#define MCU_E_CCU6_CLC_ENABLE_ERR_DEM_REPORT (MCU_DISABLE_DEM_REPORT)</pre>	

1.1.82 Macro: MCU_E_CCU6_CLC_ENABLE_ERR

Table 82 MCU E CCU6 CLC ENABLE ERR

Table 82 MCU_E_CCU6_CLC_ENABLE_ERR		
Name	MCU_E_CCU6_CLC_ENABLE_ERR	
Description	Specifies the value configured for DEM for CCU6 CLC enabling error.	
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_CCU6_CLC_ENABLE_ERR'	
Example(s)	Action	Generated output
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CCU6_CLC_ENABLE_ ERR= DemEventParameter_0	<pre>#define MCU_E_CCU6_CLC_ENABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs	<pre>#define MCU_E_CCU6_CLC_ENABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

_	
	Conf_0/
	MCU_E_CCU6_CLC_ENABLE_
	ERR = DemEventParameter_2

1.1.83 Macro: MCU_E_CCU6_CLC_DISABLE_ERR_DEM_REPORT

Table 83 MCU E CCU6 CLC DISABLE ERR DEM REPORT

Table 83 MCU_E_CCU6_CLC_DISABLE_ERR_DEM_REPORT		
Name	MCU_E_CCU6_CLC_DISABLE_ERR_DEM_REPORT	
Description	Enables/Disables DEM reporting for CCU6 CLC disabling error.	
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_CCU6_CLC_DISABLE_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'	
Example(s)	Action Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CCU6_CLC_DISABLE_ ERR	<pre>#define MCU_E_CCU6_CLC_DISABLE_ERR_DEM_REPORT (MCU_ENABLE_DEM_REPORT)</pre>
	Don't configure any node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CCU6_CLC_DISABLE_ ERR	<pre>#define MCU_E_CCU6_CLC_DISABLE_ERR_DEM_REPORT (MCU_DISABLE_DEM_REPORT)</pre>

1.1.84 Macro: MCU_E_CCU6_CLC_DISABLE_ERR

Table 84 MCU_E_CCU6_CLC_DISABLE_ERR

Name	MCU_E_CCU6_CLC_DISABLE_ERR	
Description	Specifies the value configured for DEM for CCU6 CLC disabling error.	
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_CCU6_CLC_DISABLE_ERR'	
Example(s) Action Generated output		Generated output
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_CCU6_CLC_DISABLE_ ERR= DemEventParameter_0	<pre>#define MCU_E_CCU6_CLC_DISABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Configure the node in McuDemEventParameterRefs	#define MCU_E_CCU6_CLC_DISABLE_ERR (DemConf_DemEventParameter_DemEventPa
Conf/	rameter_2)
McuDemEventParameterRefs	
Conf_0/	
MCU_E_CCU6_CLC_DISABLE_	
ERR = DemEventParameter_2	

1.1.85 Macro: MCU_E_GPT12_CLC_ENABLE_ERR_DEM_REPORT

Table 85 MCU_E_GPT12_CLC_ENABLE_ERR_DEM_REPORT

Table 85 MCU_E	_GP112_CLC_ENABLE_ERR_DEN	I_REPORT	
Name	MCU_E_GPT12_CLC_ENABLE_E	MCU_E_GPT12_CLC_ENABLE_ERR_DEM_REPORT	
Description	Enables/Disables DEM reporting for GPT12 CLC enabling error.		
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_GPT12_CLC_ENABLE_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'		
Example(s)	Action	Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GPT12_CLC_ENABLE _ERR	<pre>#define MCU_E_GPT12_CLC_ENABLE_ERR_DEM_REPORT (MCU_ENABLE_DEM_REPORT)</pre>	
	Don't configure any node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GPT12_CLC_ENABLE ERR	<pre>#define MCU_E_GPT12_CLC_ENABLE_ERR_DEM_REPORT (MCU_DISABLE_DEM_REPORT)</pre>	

1.1.86 Macro: MCU_E_GPT12_CLC_ENABLE_ERR

Table 86 MCU_E_GPT12_CLC_ENABLE_ERR

Name	MCU_E_GPT12_CLC_ENABLE_ERR	
Description	Specifies the value configured for DEM for GPT12 CLC enabling error.	
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/McuDemEventParameterRefsConf_O/MCU_E_GPT12_CLC_ENABLE_ERR'	
Example(s)	Action Generated output	
	Configure the node in McuDemEventParameterRefs Conf/	<pre>#define MCU_E_GPT12_CLC_ENABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

McuDemEventParameterRefs	
Conf_0/	
MCU_E_GPT12_CLC_ENABLE	
_ERR= DemEventParameter_0	
Configure the node in	#define MCU E GPT12 CLC ENABLE ERR
McuDemEventParameterRefs	(DemConf DemEventParameter DemEventPa
Conf/	rameter_2)
McuDemEventParameterRefs	
Conf_0/	
MCU_E_GPT12_CLC_ENABLE	
_ERR =	
DemEventParameter_2	

1.1.87 Macro: MCU_E_GPT12_CLC_DISABLE_ERR_DEM_REPORT

Table 87 MCU E GPT12 CLC DISABLE ERR DEM REPORT

Table 87 MCU_E_GPT12_CLC_DISABLE_ERR_DEM_REPORT		
Name	MCU_E_GPT12_CLC_DISABLE_ERR_DEM_REPORT	
Description	Enables/Disables DEM reporting for GPT12 CLC disabling error.	
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_GPT12_CLC_DISABLE_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'	
Example(s) Action Generated output		Generated output
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GPT12_CLC_DISABLE _ERR	#define MCU_E_GPT12_CLC_DISABLE_ERR_DEM_REPOR T (MCU_ENABLE_DEM_REPORT)
	Don't configure any node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GPT12_CLC_DISABLE _ERR	<pre>#define MCU_E_GPT12_CLC_DISABLE_ERR_DEM_REPOR T (MCU_DISABLE_DEM_REPORT)</pre>

1.1.88 Macro: MCU_E_GPT12_CLC_DISABLE_ERR

Table 88 MCU_E_GPT12_CLC_DISABLE_ERR

Name	MCU_E_GPT12_CLC_DISABLE_ERR	
Description	Specifies the value configured for DEM for GPT12 CLC disabling error.	
Verification method The macro is generated as 'DemConf_DemEventParameter_x' where x is the no value configured in 'McuDemEventParameterRefsConf/		

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	McuDemEventParameterRefsConf_0/ MCU_E_GPT12_CLC_DISABLE_ERR'	
Example(s)	Action	Generated output
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GPT12_CLC_DISABLE _ERR= DemEventParameter_0	<pre>#define MCU_E_GPT12_CLC_DISABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_GPT12_CLC_DISABLE _ERR = DemEventParameter_2	<pre>#define MCU_E_GPT12_CLC_DISABLE_ERR (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>

1.1.89 Macro: MCU_E_PMSWCR_UPDATE_ERR_DEM_REPORT

Table 89 MCU_E_PMSWCR_UPDATE_ERR_DEM_REPORT

Name	MCU_E_PMSWCR_UPDATE_ERR_DEM_REPORT	
Description	Enables/Disables DEM reporting for PMSWCR register update error.	
Verification method	The macro is generated as 'MCU_ENABLE_DEM_REPORT' if a node exists in the configuration 'McuDemEventParameterRefsConf/ McuDemEventParameterRefsConf_0/ MCU_E_PMSWCR_UPDATE_ERR' else it is generated as 'MCU_DISABLE_DEM_REPORT'	
Example(s)	Example(s) Action Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PMSWCR_UPDATE_E RR	<pre>#define MCU_E_PMSWCR_UPDATE_ERR_DEM_REPORT (MCU_ENABLE_DEM_REPORT)</pre>
	Don't configure any node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PMSWCR_UPDATE_E RR	<pre>#define MCU_E_PMSWCR_UPDATE_ERR_DEM_REPORT (MCU_DISABLE_DEM_REPORT)</pre>

1.1.90 Macro: MCU_E_PMSWCR_UPDATE_ERR

Table 90 MCU_E_PMSWCR_UPDATE_ERR

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Name	MCU_E_PMSWCR_UPDATE_ERR		
Description	Specifies the value configured for DEM for PMSWCR register update error.		
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'McuDemEventParameterRefsConf/McuDemEventParameterRefsConf_0/MCU_E_PMSWCR_UPDATE_ERR'		
Example(s)	Action	Generated output	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PMSWCR_UPDATE_E RR = DemEventParameter_0	<pre>#define MCU_E_PMSWCR_UPDATE_ERR (DemConf_DemEventParameter_DemEventPa rameter_0)</pre>	
	Configure the node in McuDemEventParameterRefs Conf/ McuDemEventParameterRefs Conf_0/ MCU_E_PMSWCR_UPDATE_E RR = DemEventParameter_2	<pre>#define MCU_E_PMSWCR_UPDATE_ERR (DemConf_DemEventParameter_DemEventPa rameter_2)</pre>	

1.1.91 Macro: McuConf_McuModeSettingConf_McuModeSettingConf_0

Table 91	McuConf	McuModeSettingConf	McuModeSettingConf 0
----------	---------	--------------------	----------------------

Name	McuConf_McuModeSettingConf_McuModeSettingConf_0		
Description	Specifies the the container name of the McuModeSettingConfiguration.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 0.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuModeSettingConf_McuModeSet tingConf_0 (0U)</pre>	

1.1.92 Macro: McuConf_McuModeSettingConf_McuModeSettingConf_1

Table 92 McuConf_McuModeSettingConf_McuModeSettingConf_1

Example(s)	Action Generated output		
Verification method	The macro if already not defined is generated with a value of 2.		
	Note: This macro is not configurable by the user.		
Description	Specifies the container name of the McuModeSettingConfiguration.		
Name	McuConf_McuModeSettingConf_McuModeSettingConf_1		

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Generate Mcu_Cfg.h	#define
	McuConf_McuModeSettingConf_McuModeSet
	tingConf_1 (2U)

1.1.93 Macro: McuConf_McuClockSettingConfig_McuClockSettingConfig_0

Table 35 McGCom_McGCockSettingComig_McGCockSettingComig_t	Table 93	McuConf_McuClockSettingConfig_	McuClockSettingConfig_0
---	----------	--------------------------------	-------------------------

Name	McuConf_McuClockSettingConfig_McuClockSettingConfig_0		
Description	Specifies the container name of the McuClockSettingConfiguration.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 0.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuClockSettingConfig_McuCloc kSettingConfig_0 (0U)</pre>	

1.1.94 Macro:

McuConf_McuRamSectorSettingConf_McuRamSectorSettingConf_0

Table 94 McuConf_McuRamSectorSettingConf_McuRamSectorSettingConf_0

Name	McuConf_McuRamSectorSettingConf_McuRamSectorSettingConf_0		
Description	Specifies the container name of the McuRamSectorSettingConfiguration.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 0.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuRamSectorSettingConf_McuRa mSectorSettingConf_0 (0U)</pre>	

1.1.95 Macro: McuConf_McuResetReasonConf_MCU_ESR0_RESET

Table 95 McuConf_McuResetReasonConf_MCU_ESR0_RESET

Name	McuConf_McuResetReasonConf_MCU_ESR0_RESET		
Description	Specifies the value of ESR0 reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 0.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	#define	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	McuCo	nf	McuResetReasonConf MCU ESR0 R
	ESET	JO)	

1.1.96 Macro: McuConf_McuResetReasonConf_MCU_ESR1_RESET

Table 96 McuConf_McuResetReasonConf_MCU_ESR1_RESE

Table 96 McuConf	Table 96 McuConf_McuResetReasonConf_MCU_ESR1_RESET		
Name	McuConf_McuResetReasonConf_MCU_ESR1_RESET		
Description	Specifies the value of ESR1 reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 1.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_ESR1_R ESET (1U)</pre>	

1.1.97 Macro: McuConf_McuResetReasonConf_MCU_SMU_RESET

Table 97 McuConf_McuResetReasonConf_MCU_SMU_RESET

Name	McuConf_McuResetReasonConf_MCU_SMU_RESET		
Description	Specifies the value of SMU reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 2.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_SMU_RE SET (2U)</pre>	

1.1.98 Macro: McuConf_McuResetReasonConf_MCU_SW_RESET

Table 98 McuConf_McuResetReasonConf_MCU_SW_RESET

Name	McuConf_McuResetReasonConf_MCU_SW_RESET		
Description	Specifies the value of SW reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 3.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_SW_RES ET (3U)</pre>	

MCAL Configuration Verification Manual for Mcu







Mcu driver

Macro: McuConf_McuResetReasonConf_MCU_STM0_RESET 1.1.99

Table 99	McuConf_	_McuResetReasonConf	_MCU	_STM0_	RESET

Name	McuConf_McuResetReasonConf_MCU_STM0_RESET	
Description	Specifies the value of STM0 reset.	
	Note: This macro is not configurable by the user.	
Verification method	The macro if already not defined is generated with a value of 4.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_STM0_R ESET (4U)</pre>

1.1.100 Macro: McuConf_McuResetReasonConf_MCU_STM1_RESET

Table 100 McuConf_McuResetReasonConf_MCU_STM1_RESET

Name	McuConf_McuResetReasonConf_MCU_STM1_RESET		
Description	Specifies the value of STM1 reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 5.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_STM1_R ESET (5U)</pre>	

1.1.101 Macro: McuConf_McuResetReasonConf_MCU_STM2_RESET

Table 101 McuConf_McuResetReasonConf_MCU_STM2_RESET

Name	McuConf_McuResetReasonConf_MCU_STM2_RESET		
Description	Specifies the value of STM2 reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 6.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_STM2_R ESET (6U)</pre>	

1.1.102 Macro: McuConf_McuResetReasonConf_MCU_STM3_RESET

${\bf McuConf_McuResetReasonConf_MCU_STM3_RESET}$ Table 102



Mcu driver

Name	McuConf_McuResetReasonConf_MCU_STM3_RESET		
Description	Specifies the value of STM3 reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 7.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_STM3_R ESET (7U)</pre>	

1.1.103 Macro: McuConf_McuResetReasonConf_MCU_STM4_RESET

Table 103 McuConf_McuResetReasonConf_MCU_STM4_RESET

	<u> </u>		
Name	McuConf_McuResetReasonConf_MCU_STM4_RESET		
Description	Specifies the value of STM4 reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 8.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_STM4_R ESET (8U)</pre>	

1.1.104 Macro: McuConf_McuResetReasonConf_MCU_STM5_RESET

Table 104 McuConf_McuResetReasonConf_MCU_STM5_RESET

Name	McuConf_McuResetReasonConf_MCU_STM5_RESET		
Description	Specifies the value of STM5 reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 9.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_STM5_R ESET (9U)</pre>	

1.1.105 Macro: McuConf_McuResetReasonConf_MCU_POWER_ON_RESET

Table 105 McuConf_McuResetReasonConf_MCU_POWER_ON_RESET

Name	McuConf_McuResetReasonConf_MCU_POWER_ON_RESET
Description	Specifies the value of power on reset.

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	Note: This macro is not configurable by the user.	
Verification method	The macro if already not defined is generated with a value of 10.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_POWER_ ON_RESET (10U)</pre>

1.1.106 Macro: McuConf_McuResetReasonConf_MCU_CB0_RESET

Table 106 McuConf_McuResetReasonConf_MCU_CB0_RESET

		0_0_0_10_1	
Name	McuConf_McuResetReasonConf_MCU_CB0_RESET		
Description	Specifies the value of Cerberus 0 reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 11.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	#define McuConf_McuResetReasonConf_MCU_CB0_RE SET (11U)	

1.1.107 Macro: McuConf_McuResetReasonConf_MCU_CB1_RESET

Table 107 McuConf_McuResetReasonConf_MCU_CB1_RESET

Name	McuConf_McuResetReasonConf_MCU_CB1_RESET		
Description	Specifies the value of Cerberus 1 reset.		
	Note: This macro is not configurable by the user.		
Verification method	The macro if already not defined is generated with a value of 12.		
Example(s)	Action Generated output		
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_CB1_RE SET (12U)</pre>	

1.1.108 Macro: McuConf_McuResetReasonConf_MCU_CB3_RESET

Table 108 McuConf_McuResetReasonConf_MCU_CB3_RESET

Name McuConf_McuResetReasonConf_	McuConf_McuResetReasonConf_MCU_CB3_RESET	
Description Specifies the value of Cerberus 3 Note: This macro is not	reset. configurable by the user.	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Verification method	The macro if already not defined is generated with a value of 13.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_CB3_RE SET (13U)</pre>

1.1.109 Macro: McuConf_McuResetReasonConf_MCU_EVRC_RESET

Table 109 McuConf McuResetReasonConf MCU EVRC RESET

Name	McuConf_McuResetReasonConf_MCU_EVRC_RESET	
Description	Specifies the value of EVRC reset.	
	Note: This macro is not configurable by the user.	
Verification method	The macro if already not defined is generated with a value of 14.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_EVRC_R ESET (14U)</pre>

1.1.110 Macro: McuConf_McuResetReasonConf_MCU_EVR33_RESET

Table 110 McuConf_McuResetReasonConf_MCU_EVR33_RESET

Name	McuConf_McuResetReasonConf_MCU_EVR33_RESET	
Description	Specifies the value of EVR33 reset.	
	Note: This macro is not configurable by the user.	
Verification method	The macro if already not defined is generated with a value of 15.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_EVR33_ RESET (15U)</pre>

1.1.111 Macro: McuConf_McuResetReasonConf_MCU_SUPPLY_WDOG_RESET

${\bf Table~111} \qquad {\bf McuConf_McuResetReasonConf_MCU_SUPPLY_WDOG_RESET}$

Example(s)	Action		Generated output
Verification method	The macro if already not defined is generated with a value of 16.		
	Note: This macro is not configurable by the user.		
Description	Specifies the value of supply watchdog reset.		
Name	McuConf_McuResetReasonConf_MCU_SUPPLY_WDOG_RESET		

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Generate Mcu_Cfg.h	#define
	McuConf_McuResetReasonConf_MCU_SUPPLY
	_WDOG_RESET (16U)

1.1.112 Macro: McuConf_McuResetReasonConf_MCU_STBYR_RESET

Table 112 McuConf_McuResetReasonConf_MCU_STBYR_RESET

Name	McuConf_McuResetReasonConf_MCU_STBYR_RESET	
Description	Specifies the value of STBYR reset.	
	Note: This macro is not configurable by the user.	
Verification method	The macro if already not defined is generated with a value of 17.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_STBYR_ RESET (17U)</pre>

1.1.113 Macro: McuConf_McuResetReasonConf_MCU_LBIST_RESET

Table 113 McuConf_McuResetReasonConf_MCU_LBIST_RESET

	_	- -
Name	McuConf_McuResetReasonConf_MCU_LBIST_RESET	
Description	Specifies the value of LBIST reset.	
	Note: This macro is not configurable by the user.	
Verification method	The macro if already not defined is generated with a value of 18.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	<pre>#define McuConf_McuResetReasonConf_MCU_EVR33_ RESET (18U)</pre>

1.1.114 Macro: McuConf_McuResetReasonConf_MCU_RESET_MULTIPLE

Table 114 McuConf_McuResetReasonConf_MCU_RESET_MULTIPLE

Name	McuConf_McuResetReasonConf_MCU_RESET_MULTIPLE	
Description	Specifies the value of multiple resets.	
	Note: This macro is not configurable by the user.	
Verification method	The macro if already not defined is generated with a value of 254.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	#define
		McuConf McuResetReasonConf MCU RESET

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	MULTIPLE	(254U)

1.1.115 Macro: McuConf_McuResetReasonConf_MCU_RESET_UNDEFINED

Table 115 McuConf_McuResetReasonConf_MCU_RESET_UNDEFINED

Tuble 113 Medeoni_Medicolecticusoneoni_Med _RESET_ONDELTRED		
Name	McuConf_McuResetReasonConf_MCU_RESET_UNDEFINED	
Description	Specifies the value of undefined reset reason.	
	Note: This macro is not configurable by the user.	
Verification method	The macro if already not defined is generated with a value of 255.	
Example(s)	Action Generated output	
	Generate Mcu_Cfg.h	#define McuConf_McuResetReasonConf_MCU_RESET_ UNDEFINED (255U)



Mcu driver

1.2 File: Mcu_17_TimerIp_Cfg.h

The generated header file contains all pre-compile configuration parameters. Pre-compile time configuration allows decoupling of the static configuration from implementation. The file is generated in 'inc' folder.

1.2.1 Macro: MCU_17_GTM_NO_OF_TIM_MODULES

Table 116 MCU 17 GTM NO OF TIM MODULES

Tuble 110 Med_11_01M_NO_01_1M_MODULE3		
Name	MCU_17_GTM_NO_OF_TIM_MODULES	
Description	Specifies the number of TIM modules available in GTM. Note: This macro is not configurable by the user	
Verification method	The macro is generated based on the number of TIM modules available in GTM.	
Example(s)	Action Generated output	
	Number of TIMs available = 8	#define MCU_17_GTM_NO_OF_TIM_MODULES (8U)
	Number of TIMs available = 12	#define MCU_17_GTM_NO_OF_TIM_MODULES (12U)

1.2.2 Macro: MCU_17_GTM_NO_OF_TIM_CHANNELS

Table 117 MCU_17_GTM_NO_OF_TIM_CHANNELS

Name	MCU_17_GTM_NO_OF_TIM_CHANNELS	
Description	Specifies the number of TIM channels available per TIM module inside GTM.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated based on the number of TIM channels per TIM module available in GTM.	
Example(s)	Action Generated output	
	Number of TIM channels available = 8	<pre>#define MCU_17_GTM_NO_OF_TIM_CHANNELS (8U)</pre>
	Number of TIMs available = 4	<pre>#define MCU_17_GTM_NO_OF_TIM_CHANNELS (4U)</pre>

1.2.3 Macro: MCU_17_GTM_NO_OF_TOM_MODULES

Table 118 MCU_17_GTM_NO_OF_TOM_MODULES

Name	MCU_17_GTM_NO_OF_TOM_MODULES	
Description	Specifies the number of TOM modules available inside GTM.	



Mcu driver

	Note: This macro is not	t configurable by the user
Verification method	The macro is generated based on the number of TOM modules available in GTM.	
Example(s)	Action	Generated output
	Number of TOM modules available = 5	<pre>#define MCU_17_GTM_NO_OF_TOM_MODULES (5U)</pre>
	Number of TOM modules available = 12	#define MCU_17_GTM_NO_OF_TOM_MODULES (12U)

1.2.4 Macro: MCU_17_GTM_NO_OF_TOM_CHANNELS

Table 119 MCU 17 GTM NO OF TOM CHANNELS

Table 115 MCG_11_CTM_RG_GT_TOM_CHARREES		
Name	MCU_17_GTM_NO_OF_TOM_CHANNELS	
Description	Specifies the number of TOM channels available per TOM module inside GTM.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated based on the number of TOM channels per TOM module available in GTM.	
Example(s)	Action Generated output	
	Number of TOM channels available = 5	<pre>#define MCU_17_GTM_NO_OF_TOM_CHANNELS (5U)</pre>
	Number of TOM channels available = 8	<pre>#define MCU_17_GTM_NO_OF_TOM_CHANNELS (8U)</pre>

1.2.5 Macro: MCU_17_GTM_NO_OF_TOM_TGC

Table 120 MCU_17_GTM_NO_OF_TOM_TGC

Name	MCU_17_GTM_NO_OF_TOM_TGC	
Description	Specifies the number of TOM global control registers available per TOM module inside GTM.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated based on the number of TOM TGCs per TOM module available in GTM.	
Example(s)	Action Generated output	
	Number of TOM TGCs available = 1	#define MCU_17_GTM_NO_OF_TOM_TGC (1U)
	Number of TOM TGCs available = 2	#define MCU_17_GTM_NO_OF_TOM_TGC (2U)

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.2.6 Macro: MCU_17_GTM_NO_OF_ATOM_MODULES

Table 121 MCU_17_GTM_NO_OF_ATOM_MODULES

Name	MCU_17_GTM_NO_OF_ATOM_MODULES	
Description	Specifies the number of ATOM modules available inside GTM.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated based on the number of ATOM modules available in GTM.	
Example(s)	Action Generated output	
	Number of ATOM modules available = 5	<pre>#define MCU_17_GTM_NO_OF_ATOM_MODULES (5U)</pre>
	Number of ATOM modules available = 12	<pre>#define MCU_17_GTM_NO_OF_ATOM_MODULES (12U)</pre>

1.2.7 Macro: MCU_17_GTM_NO_OF_ATOM_CHANNELS

Table 122 MCU_17_GTM_NO_OF_ATOM_CHANNELS

Name	MCU_17_GTM_NO_OF_ATOM_CHANNELS		
Description	Specifies the number of ATOM channels available per ATOM module inside GTM.		
	Note: This macro is not configurable by the user		
Verification method	The macro is generated based on the number of ATOM channels per ATOM module available in GTM.		
Example(s)	Action Generated output		
	Number of ATOM channels available = 5	<pre>#define MCU_17_GTM_NO_OF_ATOM_CHANNELS (5U)</pre>	
	Number of ATOM channels available = 8	#define MCU_17_GTM_NO_OF_ATOM_CHANNELS (8U)	

1.2.8 Macro: MCU_17_GTM_NO_OF_ATOM_AGC

Table 123 MCU_17_GTM_NO_OF_ATOM_AGC

Name	MCU_17_GTM_NO_OF_ATOM_AGC	
Description	Specifies the number of ATOM global control registers available per ATOM module inside GTM. Note: This macro is not configurable by the user	
Verification method	The macro is generated based on the number of ATOM AGCs per ATOM module available in GTM.	
Example(s)	Action Generated output	
	Number of ATOM AGCs	#define MCU_17_GTM_NO_OF_ATOM_AGC

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

available = 1	(1U)
Number of ATOM AGCs available = 2	<pre>#define MCU_17_GTM_NO_OF_ATOM_AGC (2U)</pre>

1.2.9 Macro: MCU_17_CCU6_NO_OF_KERNELS

Table 124 MCU_17_CCU6_NO_OF_KERNELS

Table 124 MCO_17_CCOO_NO_OI _KERNELS		
Name	MCU_17_CCU6_NO_OF_KERNELS	
Description	Specifies the number of CCU6 kernels available in the device. Note: This macro is not configurable by the user	
Verification method	The macro is generated based on the number of CCU6 kernels available in device.	
Example(s)	Action Generated output	
	Number of CCU6 kernels available = 1	<pre>#define MCU_17_CCU6_NO_OF_KERNELS (1U)</pre>
	Number of CCU6 kernels available = 4	<pre>#define MCU_17_CCU6_NO_OF_KERNELS (4U)</pre>

1.2.10 Macro: MCU_17_CCU6_NO_OF_COMPARATORS

Table 125 MCU_17_CCU6_NO_OF_COMPARATORS

. 42.0 = 1.0 1.0		
Name	MCU_17_CCU6_NO_OF_COMPARATORS	
Description	Specifies the number of CCU6 comparators available in the device.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated based on the number of CCU6 comparators available in device.	
Example(s)	Action Generated output	
	Number of CCU6 comparators available = 1	<pre>#define MCU_17_CCU6_NO_OF_COMPARATORS (1U)</pre>
	Number of CCU6 comparators available = 4	<pre>#define MCU_17_CCU6_NO_OF_COMPARATORS (4U)</pre>

1.2.11 Macro: MCU_17_GPT12_NO_OF_TIMERS

Table 126 MCU_17_GPT12_NO_OF_TIMERS

Name	MCU_17_GPT12_NO_OF_TIMERS	
Description	Specifies the n	number of GPT12 timers available in the device. This macro is not configurable by the user

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Verification method	The macro is generated based on the number of GPT12 timers available in device.	
Example(s)	Action Generated output	
	Number of GPT12 timers available = 3	<pre>#define MCU_17_GPT12_NO_OF_TIMERS (3U)</pre>
	Number of GPT12 timers available = 5	<pre>#define MCU_17_GPT12_NO_OF_TIMERS (5U)</pre>

1.2.12 Macro: MCU_17_ERU_NO_OF_OGU

Table 127 MCU_17_ERU_NO_OF_OGU

145(21) 1160_11_1160_110_01		
Name	MCU_17_ERU_NO_OF_OGU	
Description	Specifies the number of ERU output gating units available in device.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated based on the number of ERU OGUs available in device.	
Example(s)	Action Generated output	
	Number of OGUs available = 3	#define MCU_17_ERU_NO_OF_OGU (3U)
	Number of OGUs available = 5 #define MCU_17_ERU_NO_OF_OGU (5U)	

1.2.13 Macro: MCU_17_STM_NO_OF_TIMERS

Table 128 MCU_17_STM_NO_OF_TIMERS

Name	MCU_17_STM_NO_OF_TIMERS	
Description	Specifies the number of STM modules available in device.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated based on the number of STMs available in device.	
Example(s)	Action Generated output	
	Number of STMs available = 3	#define MCU_17_STM_NO_OF_TIMERS (3U)
	Number of STMs available = 5	#define MCU_17_STM_NO_OF_TIMERS (5U)

1.2.14 Macro: MCU_17_TIMERIP_ADC_USER

Table 129 MCU_17_TIMERIP_ADC_USER

Name	MCU_17_TIMERIP_ADC_USER
Description	Indicates if ADC has reserved any resources available in McuHardwareResourceAllocationConf.

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	Note: This macro is not configurable by the user	
Verification method	The macro is generated as STD_ON when ADC has reserved any one of GTM, ERU or CCU6 else it is generated as STD_OFF.	
Example(s)	Action Generated output	
	ADC has reserved GTM, ERU or CCU6 resource	<pre>#define MCU_17_TIMERIP_ADC_USER (STD_ON)</pre>
	ADC doesn't have any resource reserved	<pre>#define MCU_17_TIMERIP_ADC_USER (STD_OFF)</pre>

1.2.15 Macro: MCU_17_TIMERIP_WDG_USER

Table 130 MCU_17_TIMERIP_WDG_USER

. abte 250 MeG_27_1M2Kii _MFG_052K		
Name	MCU_17_TIMERIP_WDG_USER	
Description	Indicates if WDG has reserved any resources available in McuHardwareResourceAllocationConf.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated as STD_ON when WDG has reserved any one of GTM or STM else it is generated as STD_OFF.	
Example(s)	Action Generated output	
	WDG has reserved GTM or STM resource	<pre>#define MCU_17_TIMERIP_WDG_USER (STD_ON)</pre>
	WDG doesn't have any resource reserved	<pre>#define MCU_17_TIMERIP_WDG_USER (STD_OFF)</pre>

1.2.16 Macro: MCU_17_TIMERIP_PWM_USER

Table 131 MCU_17_TIMERIP_PWM_USER

Name	MCU_17_TIMERIP_PWM_USER	
Description	Indicates if PWM has reserved any resources available in McuHardwareResourceAllocationConf. Note: This macro is not configurable by the user	
Verification method	The macro is generated as STD_ON when PWM has reserved any one of GTM or CCU6 else it is generated as STD_OFF.	
Example(s)	Action Generated output	
	PWM has reserved GTM or CCU6 resource	#define MCU_17_TIMERIP_PWM_USER (STD_ON)
PWM doesn't have any resource reserved #define MCU_17_TIMERIP_PWM_(STD_OFF)		#define MCU_17_TIMERIP_PWM_USER (STD_OFF)

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.2.17 Macro: MCU_17_TIMERIP_GPT_USER

Table 132 MCU_17_TIMERIP_GPT_USER

Name	MCU_17_TIMERIP_GPT_USER	
Description	Indicates if GPT has reserved any resources available in McuHardwareResourceAllocationConf.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated as STD_ON when GPT has reserved GTM else it is generated as STD_OFF.	
Example(s)	Action Generated output	
	GPT has reserved GTM resource	<pre>#define MCU_17_TIMERIP_GPT_USER (STD_ON)</pre>
	GPT doesn't have any resource reserved	<pre>#define MCU_17_TIMERIP_GPT_USER (STD_OFF)</pre>

1.2.18 Macro: MCU_17_TIMERIP_OCU_USER

Table 133 MCU_17_TIMERIP_OCU_USER

	T	
Name	MCU_17_TIMERIP_OCU_USER	
Description	Indicates if OCU has reserved any resources available in McuHardwareResourceAllocationConf.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated as STD_ON when OCU has reserved any one of GTM or ERU else it is generated as STD_OFF.	
Example(s)	Action Generated output	
	OCU has reserved GTM or ERU resource	<pre>#define MCU_17_TIMERIP_OCU_USER (STD_ON)</pre>
	OCU doesn't have any resource reserved	<pre>#define MCU_17_TIMERIP_OCU_USER (STD_OFF)</pre>

1.2.19 Macro: MCU_17_TIMERIP_ICU_USER

Table 134 MCU_17_TIMERIP_ICU_USER

Name	MCU_17_TIMERIP_ICU_USER	
Description	Indicates if ICU has reserved any resources available in McuHardwareResourceAllocationConf. Note: This macro is not configurable by the user	
Verification method	The macro is generated as STD_ON when ICU has reserved any one of GTM, CCU6,	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver


	GPT12 or ERU else it is generated as STD_OFF.	
Example(s)	Action	Generated output
	ICU has reserved GTM, CCU6, GPT12 or ERU resource	#define MCU_17_TIMERIP_ICU_USER (STD_ON)
	ICU doesn't have any resource reserved	<pre>#define MCU_17_TIMERIP_ICU_USER (STD_OFF)</pre>

1.2.20 Macro: MCU_17_TIMERIP_STM_USER

Table 135 MCU_17_TIMERIP_STM_USER

145/C 255 MCG_21_1M2KH_G51M_G52K		
Name	MCU_17_TIMERIP_STM_USER	
Description	Indicates if STM driver has reserved any resources available in McuHardwareResourceAllocationConf.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated as STD_ON when STM driver has reserved STM else it is generated as STD_OFF.	
Example(s)	Action Generated output	
	STM has reserved STM resource	<pre>#define MCU_17_TIMERIP_STM_USER (STD_ON)</pre>
	STM doesn't have any resource reserved	<pre>#define MCU_17_TIMERIP_STM_USER (STD_OFF)</pre>

MCAL Configuration Verification Manual for Mcu





Mcu driver

1.3 File: Mcu [_<variant>]_PBcfg.c

The generated source file contains all post-build configuration parameters. Post-build time configuration mechanism allows configurable functionality of MCU driver that is deployed as object code. The file is generated in 'src' folder.

1.3.1 Structure: Mcu_Config[_<variant>]

Table 136 Mcu_Config[_<variant>]

Table 136 Mcu_C	onfig[_ <variant>]</variant>	
Name	Mcu_Config[_ <variant>]</variant>	
Туре	Mcu_ConfigType	
Description	Root configuration structure	e of MCU driver which will be used during initialization.
Verification method	indicates the name of the po	oresent in Mcu[_ <variant>]_PBcfg.c file. <variant> ost-build variant. For a variant aware configuration the d with the variant name. For variant unaware gnored.</variant></variant>
Example(s)	Action	Generated output
	Configure MCU (variant unaware)	<pre>const Mcu_ConfigType Mcu_Config = { /*McuModuleConfiguration*/</pre>
		<pre>/* MCU clock Configuration Pointer*/</pre>
		<pre>Mcu_kClockConfiguration_Config,</pre>
		<pre>/* Ram Section configuration Pointer*/</pre>
		NULL_PTR,
		#if (MCU_GTM_USED == STD_ON)
		<pre>/* GTM Global Configuration Pointer*/</pre>
		&Mcu_kGtmConfiguration_Config,
		#endif
		<pre>/*Ptr to GPT12 Prescaler config structure */</pre>
		<pre>#if ((MCU_GPT1_USED == STD_ON) (MCU_GPT2_USED == STD_ON))</pre>
		&Mcu_kGpt12PrescalerConfiguration_Config,
		#endif
		<pre>/* Ptr to Standby Mode in config structure */</pre>
		&Mcu_kLowPowerModeConfiguration_Config,
		/* Reset configuration */



Mcu driver

```
0x0000000U,
                          /* Application Reset Disable
                        configuration */
                          0x0000000U,
                          /* Trap configuration */
                          OxfffffffU,
                          0x0000ffffU,
                          /*Eru global input filter
                       configuration */
                          0x0000000U,
                          /* Total number of Clock settings
                          ((Mcu ClockType)1U),
                          /* Total number of RAM Sectors */
                          ((Mcu RamSectionType) 0U),
                          /*GPT12 sleep mode setting */
                          #if ((MCU GPT1 USED == STD ON) ||
                        (MCU GPT2 USED == STD ON))
                          (boolean) FALSE,
                          #endif
                          #if (MCU CCU60 USED == STD ON)
                          (boolean) FALSE,
                          #endif
                          #if (MCU CCU61 USED == STD ON)
                          (boolean) FALSE
                          #endif
                        };
Configure MCU (variant aware.
                       const Mcu ConfigType
Variant name is 'Petrol')
                       Mcu Config Petrol =
                          /*McuModuleConfiguration*/
                          /* MCU clock Configuration
                       Pointer*/
                       Mcu kClockConfiguration Config Petrol
                          /* Ram Section configuration
                       Pointer*/
                         NULL PTR,
                          #if (MCU GTM USED == STD ON)
                          /* GTM Global Configuration
                       Pointer*/
```



Mcu driver

```
&Mcu kGtmConfiguration Config Petrol,
  #endif
  /*Ptr to GPT12 Prescaler config
structure */
  #if ((MCU GPT1 USED == STD ON) ||
(MCU GPT2 USED == STD ON))
&Mcu kGpt12PrescalerConfiguration Con
fig Petrol,
  #endif
  /\star Ptr to Standby Mode in config
structure */
&Mcu kLowPowerModeConfiguration Confi
g_Petrol,
  /* Reset configuration */
  0x0000000U,
  /* Application Reset Disable
configuration */
  0x0000000U,
  /* Trap configuration */
  OxfffffffU,
  0x0000ffffU,
  /*Eru global input filter
configuration */
  0x0000000U,
  /* Total number of Clock settings
  ((Mcu ClockType)1U),
  /* Total number of RAM Sectors */
  ((Mcu RamSectionType) 0U),
  /*GPT12 sleep mode setting */
  #if ((MCU_GPT1_USED == STD_ON) ||
(MCU GPT2 USED == STD ON))
  (boolean) FALSE,
  #endif
  #if (MCU CCU60 USED == STD ON)
  (boolean) FALSE,
  #endif
  #if (MCU CCU61 USED == STD ON)
  (boolean) FALSE
  #endif
};
```



Mcu driver

1.3.1.1 Member: Mcu_kClockConfiguration_Config[_<variant>]

Table 137 Mcu_kClockConfiguration_Config[_<variant>]

rabte zor mea_ke	tockcomigaration_comigi_ va	i di c
Name	Mcu_kClockConfiguration_Con	fig[_ <variant>]</variant>
Туре	Mcu_ClockConfigType	
Description	Pointer to Mcu clock configurat	ion structure.
User configurable	No	
Verification method	9	er is present in the Mcu_Config[_ <variant>] structure. ClockConfiguration_Config[_<variant>]</variant></variant>
Example(s)	Action	Generated output
	Clock setting is configured (variant unaware)	<pre>/* MCU clock Configuration Pointer*/ Mcu_kClockConfiguration_Config,</pre>
	Clock setting is configured (variant aware. Variant name is 'Petrol')	<pre>/* MCU clock Configuration Pointer*/ Mcu_kClockConfiguration_Config_Petrol ,</pre>

1.3.1.2 Member: Mcu_kRamConfiguration_Config[_<variant>]

Table 138 Mcu_kRamConfiguration_Config[_<variant>]

Tuble 150 Med_Kit	ameoning aracion_coning var	iune 1
Name	Mcu_kRamConfiguration_Config	g[_ <variant>]</variant>
Туре	Mcu_RamConfigType	
Description	Pointer to RAM configuration str	ructure
Verification method	generated as Mcu_kRamConfigu	er points to the RAM configuration structure. It is urationConfig[_ <variant>] if atleast one node is ettingConf' else it is generated as 'NULL_PTR'</variant>
Example(s)	Action	Generated output
	Atleast one node is configured in McuRamSectorSettingConf (variant unaware)	<pre>/* Ram Section configuration Pointer*/ Mcu_kRamConfiguration_Config,</pre>
	No node is configured in McuRamSectorSettingConf	<pre>/* Ram Section configuration Pointer*/ NULL_PTR,</pre>
	Atleast one node is configured in McuRamSectorSettingConf (variant aware, variant name is Petrol)	<pre>/* Ram Section configuration Pointer*/ Mcu_kRamConfiguration_Config_Petrol,</pre>



Mcu driver

1.3.1.3 Member: Mcu_kGtmConfiguration_Config[_<variant>]

Table 139 Mcu_kGtmConfiguration_Config[_<variant>]

Name	Mcu_kGtmConfiguration_Config	[_ <variant>]</variant>
Туре	Mcu_GtmConfigType	
Description	Pointer to GTM global configurat	ion structure
Verification method		r is present in the Mcu_Config[_ <variant>] structure. It tmConfiguration_Config[_<variant>]. The member is ilable in the device.</variant></variant>
Example(s)	Action	Generated output
	Configure GTM global configuration (variant unaware)	<pre>#if (MCU_GTM_USED == STD_ON) /* GTM Global Configuration Pointer*/ &Mcu_kGtmConfiguration_Config, #endif</pre>
	Configure GTM global configuration (variant aware, variant name is Petrol)	<pre>#if (MCU_GTM_USED == STD_ON) /* GTM Global Configuration Pointer*/ &Mcu_kGtmConfiguration_Config_Petrol, #endif</pre>

1.3.1.4 Member: Mcu_kGpt12PrescalerConfiguration_Config[_<variant>]

Table 140 Mcu_kGpt12PrescalerConfiguration_Config[_<variant>]

rable 140 Mcu_k	Gpt12PrescalerConfiguration_C	ontigl_ <variant>j</variant>
Name	Mcu_kGpt12PrescalerConfigurat	ion _Config[_ <variant>]</variant>
Туре	Mcu_Gpt12ConfigType	
Description	Pointer to GPT12 prescaler config	guration structure
Verification method	is always generated as & Mcu_kG	ris present in the Mcu_Config[_ <variant>] structure. It pt12PrescalerConfiguration _Config[_<variant>]. In 2 are not configured, this structure is not generated.</variant></variant>
Example(s)	Action	Generated output
	Configure GPT12 prescaler configuration (variant unaware)	/*Ptr to GPT12 Prescaler config structure */
		<pre>#if ((MCU_GPT1_USED == STD_ON) (MCU_GPT2_USED == STD_ON))</pre>
		&Mcu_kGpt12PrescalerConfiguration_Config, #endif
	Configure GPT12 prescaler	
	configuration (variant aware, variant name is Petrol)	<pre>/*Ptr to GPT12 Prescaler config structure */</pre>
		#if ((MCU GPT1 USED == STD ON)



Mcu driver

	(MCU_GPT2_USED == STD_ON))
	<pre>&Mcu_kGpt12PrescalerConfiguration_Con fig_Petrol, #endif</pre>

1.3.1.5 Member: Mcu_kLowPowerModeConfiguration_Config[_<variant>]

Table 141 Mcu_kLowPowerModeConfiguration_Config[_<variant>]

Table 141 Mea_k	LOWI OWCIMOUCCOIIIguiation_C	omigi_ variants j
Name	Mcu_kLowPowerModeConfigurat	tion_Config[_ <variant>]</variant>
Туре	Mcu_LowPowerModeType	
Description	Pointer to low power mode config	guration structure
Verification method		r is present in the Mcu_Config[_ <variant>] structure. It bwPowerModeConfiguration_Config[_<variant>].</variant></variant>
Example(s)	Action	Generated output
	Configure low power mode in McuModeSettingConf (variant unaware)	<pre>/* Ptr to Standby Mode in config structure */ &Mcu_kLowPowerModeConfiguration_Confi g,</pre>
	Configure low power mode in McuModeSettingConf (variant aware, variant name is Petrol)	<pre>/* Ptr to Standby Mode in config structure */ &Mcu_kLowPowerModeConfiguration_Confi g_Petrol,</pre>

1.3.1.6 Member: McuResetCfg

Table 142 McuResetCfg


i dbtc I i I	weaterseters
Name	McuResetCfg
Туре	uint32
Description	Indicates the configured value for reset.
Verification method	The value for this member is generated based on option selected in container 'McuModuleConfiguration/ McuResetSettingConf': Bit 0 is updated based on numeric value suffixed after 'SEL' keyword in McuESR0ResetConf Bit 2 is updated based on numeric value suffixed after 'SEL' keyword in McuSR1ResetConf Bit 6 is updated based on numeric value suffixed after 'SEL' keyword in McuSMUResetConf Bit 8 is updated based on numeric value suffixed after 'SEL' keyword in McuSWResetConf Bit 10 is updated based on numeric value suffixed after 'SEL' keyword in McuSTM0ResetConf Bit 12 is updated based on numeric value suffixed after 'SEL' keyword in McuSTM1ResetConf based on availability of STM1 Bit 14 is updated based on numeric value suffixed after 'SEL' keyword in McuSTM2ResetConf based on availability of STM2 Bit 16 is updated based on numeric value suffixed after 'SEL' keyword in McuSTM3ResetConf based on availability of STM3 Bit 18 is updated based on numeric value suffixed after 'SEL' keyword in McuSTM4ResetConf based on availability of STM3 Bit 18 is updated based on numeric value suffixed after 'SEL' keyword in McuSTM4ResetConf based on availability of STM4



Mcu driver

	Bit 20 is updated based on numeric value s McuSTM5ResetConf based on availability of	
Example(s)	Action	Generated output
	Configure all parameters to default values in container McuModuleConfiguration/McuResetSettingConf	<pre>/* Reset configuration */ 0x00000000U,</pre>
	 McuModuleConfiguration/ McuResetSettingConf/McuESR0ResetC onf = MCU_ESR0_SYSTEM_RESET_SEL1 	<pre>/* Reset configuration */ 0x00000145U,</pre>
	 McuModuleConfiguration/ McuResetSettingConf/McuESR1ResetC onf =	
	 McuModuleConfiguration/ McuResetSettingConf/McuSWResetCo nf = MCU_SW_SYSTEM_RESET_SEL1 	
	 McuModuleConfiguration/ McuResetSettingConf/McuSMUResetC onf = MCU_SMU_SYSTEM_RESET_SEL1 	
	 McuModuleConfiguration/ McuResetSettingConf/McuSTMxResetC onf = MCU_STMx_SYSTEM_RESET_SEL1 for STMs 0-5 based on availability 	
	 McuModuleConfiguration/ McuResetSettingConf/McuESR0ResetC onf = MCU_ESR0_SYSTEM_RESET_SEL1 	<pre>/* Reset configuration */ 0x00000445U,</pre>
	 McuModuleConfiguration/ McuResetSettingConf/McuESR1ResetC onf = MCU_ESR1_SYSTEM_RESET_SEL1 	
	 McuModuleConfiguration/ McuResetSettingConf/McuSWResetCo nf = MCU_SW_SYSTEM_RESET_SEL1 	
	 McuModuleConfiguration/ McuResetSettingConf/McuSMUResetC onf = MCU_SMU_SYSTEM_RESET_SEL1 	
	 McuModuleConfiguration/ McuResetSettingConf/McuSTMxResetC onf = MCU_STMx_SYSTEM_RESET_SEL1 for 	
	STM 0	

MCAL Configuration Verification Manual for Mcu





Mcu driver

1.3.1.7 Member: McuArstDisCfg

Table 143 McuArstDisCfg

Name	McuArstDisCfg	
Туре	uint32	
Description	Indicates the configured value for A	pplication reset disable.
Verification method	The value for this member is generated based on option selected in container 'McuModuleConfiguration/ McuResetSettingConf': Bit 0 is set if McuSTM0ResetOnApplResetEnable is set to 'False' else 0 Bit 1 is set if McuSTM1ResetOnApplResetEnable is set to 'False' else 0 Bit 2 is set if McuSTM2ResetOnApplResetEnable is set to 'False' else 0 Bit 3 is set if McuSTM3ResetOnApplResetEnable is set to 'False' else 0 Bit 4 is set if McuSTM4ResetOnApplResetEnable is set to 'False' else 0 Bit 5 is set if McuSTM5ResetOnApplResetEnable is set to 'False' else 0	
Example(s)	Action	Generated output
	Set McuSTMxResetOnApplResetEnable for STMx (x:0-5) to True	<pre>/* Application Reset Disable configuration */ 0x0000000U,</pre>
	Set McuSTMxResetOnApplResetEnable for STMx (x:0-5) to False	<pre>/* Application Reset Disable configuration */ 0x0000003fU,</pre>

1.3.1.8 Member: McuTrapSettingConf0

Table 144 McuTrapSettingConf0

Table 144 Mculla	psettingcomo
Name	McuTrapSettingConf0
Туре	uint32
Description	Indicates the trap setting configuration value for CPUs 0-3 based on availability
Verification method	The value for this member is generated based on option selected in container 'McuModuleConfiguration/ McuTrapSettingConf': Bit 0 is set if McuCPU0ESR0TrapEnable is set to 'False' else 0 Bit 1 is set if McuCPU0ESR1TrapEnable is set to 'False' else 0 Bit 2 is set if McuCPU0Trap2Enable is set to 'False' else 0 Bit 3 is set if McuCPU0SMUTrapEnable is set to 'False' else 0 Bit 8 is set if McuCPU1ESR0TrapEnable is set to 'False' (when CPU1 is available) else 0 Bit 9 is set if McuCPU1ESR1TrapEnable is set to 'False' (when CPU1 is available) else 0 Bit 10 is set if McuCPU1Trap2Enable is set to 'False' (when CPU1 is available) else 0 Bit 11 is set if McuCPU1SMUTrapEnable is set to 'False' (when CPU1 is available) else 0 Bit 16 is set if McuCPU2ESR0TrapEnable is set to 'False' (when CPU2 is available) else 0 Bit 17 is set if McuCPU2ESR1TrapEnable is set to 'False' (when CPU2 is available) else 0 Bit 18 is set if McuCPU2Trap2Enable is set to 'False' (when CPU2 is available) else 0 Bit 19 is set if McuCPU2SMUTrapEnable is set to 'False' (when CPU2 is available) else 0 Bit 25 is set if McuCPU3ESR1TrapEnable is set to 'False' (when CPU3 is available) else 0 Bit 25 is set if McuCPU3ESR1TrapEnable is set to 'False' (when CPU3 is available) else 0 Bit 26 is set if McuCPU3ESR1TrapEnable is set to 'False' (when CPU3 is available) else 0
	Bit 26 is set if McuCPU3Trap2Enable is set to 'False' (when CPU3 is available) else 0 Bit 27 is set if McuCPU3SMUTrapEnable is set to 'False' (when CPU3 is available) else 0

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Example(s)	Action	Generated output
	 Set McuCPUxESR0TrapEnable to True Set McuCPUxESR1TrapEnable to 	UXICIOIOIO,
	TrueSetMcuCPUxSMUTrapEnable toTrue	
	 Set McuCPUxTrap2Enable to True (x: 0-3) 	
	 Set McuCPUxESR0TrapEnable to False 	/* Trap configuration */ 0xfffffffffU,
	 Set McuCPUxESR1TrapEnable to False 	
	 Set McuCPUxSMUTrapEnable to False 	
	 Set McuCPUxTrap2Enable to False 	
	• (x: 0-3)	

1.3.1.9 Member: McuTrapSettingConf1

Table 145 McuTrapSettingConf1

Name	McuTrapSettingConf1		
Туре	uint32		
Description	Indicates the trap setting configuration value for CPUs 4-5 based on availability		
Verification method	The value for this member is generated based on option selected in container 'McuModuleConfiguration/ McuTrapSettingConf': Bit 0 is set if McuCPU4ESR0TrapEnable is set to 'False' (when CPU4 is available) else 0 Bit 1 is set if McuCPU4ESR1TrapEnable is set to 'False' (when CPU4 is available) else 0 Bit 2 is set if McuCPU4Trap2Enable is set to 'False' (when CPU4 is available) else 0 Bit 3 is set if McuCPU4SMUTrapEnable is set to 'False' (when CPU4 is available) else 0 Bit 8 is set if McuCPU5ESR0TrapEnable is set to 'False' (when CPU5 is available) else 0 Bit 9 is set if McuCPU5ESR1TrapEnable is set to 'False' (when CPU5 is available) else 0 Bit 10 is set if McuCPU5Trap2Enable is set to 'False' (when CPU5 is available) else 0 Bit 11 is set if McuCPU5SMUTrapEnable is set to 'False' (when CPU5 is available) else 0 Bit 4-7, 12-15 are reserved and set to 1 always.		

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	Bits 16-31 are reserved and writ	Bits 16-31 are reserved and written with 0 always.			
Example(s)	Action	Generated output			
	 Set McuCPUxESR0TrapEnable to True 	<pre>/* Trap configuration */ 0x0000f0f0U,</pre>			
	 Set McuCPUxESR1TrapEnable to True 				
	 Set McuCPUxSMUTrapEnable to True 				
	 Set McuCPUxTrap2Enable to True (x: 4-5) 				
	 Set McuCPUxESR0TrapEnable to False 	<pre>/* Trap configuration */ 0x0000ffffU,</pre>			
	 Set McuCPUxESR1TrapEnable to False 				
	 Set McuCPUxSMUTrapEnable to False 				
	 Set McuCPUxTrap2Enable to False 				
	• (x: 4-5)				

1.3.1.10 Member: McuEruEiFiltCfg

Table 146 McuEruEiFiltCfg

Tuble 2 to Medical Medical				
Name	McuEruEiFiltCfg			
Туре	uint32			
Description	Indicates the configured value for ERU input filter.			
Verification method	The value for this member is generated based on option selected in container 'McuModuleConfiguration/ McuEruInputFilterRegVal'. EruFilterVal = (McuModuleConfiguration/McuEruInputFilterRegVal) & 0xff01ffff			
Example(s)	Action	Generated output		
	McuModuleConfiguration/ McuEruInputFilterRegVal = 1500	<pre>/*Eru global input filter configuration */ 0x000005dcU,</pre>		
	McuModuleConfiguration/ McuEruInputFilterRegVal = 0x0fffffff	<pre>/* ERU input filter configuration*/ 0x0f01ffffU,</pre>		



Mcu driver

1.3.1.11 Member: McuNoOfClockCfg

Table 147 McuNoOfClockCfg

Table 141 Meditooletockeig			
Name	McuNoOfClockCfg		
Туре	Mcu_ClockType	Mcu_ClockType	
Description	Indicates the number of clock settir	Indicates the number of clock settings configured.	
Verification method	The value for this member is generated based on number of nodes configured in container 'McuClockSettingConf'.		
Example(s)	Action Generated output		
	Number of nodes in McuClockSettingConf = 5	/* Total number of Clock settings */	
		((Mcu_ClockType)5U),	
	Number of nodes in McuClockSettingConf = 255	/* Total number of Clock settings */	
	medelockockingcom – 255	((Mcu_ClockType)255U),	

1.3.1.12 Member: McuNoOfRamCfg

Table 148 McuNoOfRamCfg

	· · · · · · · · · · · · · · · · · · ·	
Name	McuNoOfRamCfg	
Туре	Mcu_RamSectionType	
Description	Indicates the number of RAM sectors configured.	
Verification method	The value for this member is generated based on number of nodes configured in container 'McuRamSectorSettingConf'.	
Example(s)	Action	Generated output
	Number of nodes in McuRamSectorSettingConf = 5	<pre>/* Total number of RAM Sectors */ ((Mcu_RamSectionType)5U),</pre>
	Number of nodes in McuRamSectorSettingConf = 255	<pre>/* Total number of RAM Sectors */ ((Mcu_RamSectionType)255U),</pre>

1.3.1.13 Member: IsGpt12SleepModeEnabled

Table 149 IsGpt12SleepModeEnabled

Name	IsGpt12SleepModeEnabled		
Туре	Boolean	Boolean	
Description	Indicates whether GPT12 sleep mode is enable or disabled.		
Verification method	The value for this member is generated as TRUE if the parameter 'McuGeneralConfiguration/McuGpt12SleepModeEnabled' is set to 'True' else is generated as FALSE		
Example(s)	Action	Generated output	
	McuGeneralConfiguration/ McuGpt12SleepModeEnabled = True	<pre>/*GPT12 sleep mode setting */ #if ((MCU_GPT1_USED == STD_ON) </pre>	



Mcu driver

	<pre>(MCU_GPT2_USED == STD_ON)) (boolean)TRUE, #endif</pre>
McuGeneralConfiguration/ McuGpt12SleepModeEnabled = False	<pre>/*GPT12 sleep mode setting */ #if ((MCU_GPT1_USED == STD_ON) (MCU_GPT2_USED == STD_ON))</pre>
	(boolean) FALSE, #endif

1.3.1.14 Member: IsCcu60SleepModeEnabled

Table 150 IsCcu60SleepModeEnabled

	p		
Name	IsCcu60SleepModeEnabled		
Туре	Boolean		
Description	Indicates whether CCU6 kernel 0 sle	Indicates whether CCU6 kernel 0 sleep mode is enable or disabled.	
Verification method	The value for this member is generated as TRUE if the parameter 'McuGeneralConfiguration/McuCcu60SleepModeEnabled' is set to 'True' else is generated as FALSE		
Example(s)	Action	Generated output	
	McuGeneralConfiguration/ McuCcu60SleepModeEnabled = True	<pre>#if (MCU_CCU60_USED == STD_ON) (boolean) TRUE, #endif</pre>	
	McuGeneralConfiguration/ McuCcu60SleepModeEnabled = False	<pre>#if (MCU_CCU60_USED == STD_ON) (boolean) FALSE, #endif</pre>	

1.3.1.15 Member: IsCcu61SleepModeEnabled

Table 151 IsCcu61SleepModeEnabled

Name	IsCcu61SleepModeEnabled		
Туре	Boolean	Boolean	
Description	Indicates whether CCU6 kernel 1 sle	eep mode is enable or disabled.	
Verification method	The value for this member is generated as TRUE if the parameter 'McuGeneralConfiguration/McuCcu61SleepModeEnabled' is set to 'True' else is generated as FALSE		
Example(s)	Action	Generated output	
	McuGeneralConfiguration/ McuCcu61SleepModeEnabled = True	<pre>#if (MCU_CCU61_USED == STD_ON) (boolean) TRUE, #endif</pre>	
	McuGeneralConfiguration/ McuCcu61SleepModeEnabled =	<pre>#if (MCU_CCU61_USED == STD_ON) (boolean) FALSE,</pre>	



Mcu driver

False	#endif

1.3.2 Structure: Mcu_kRamConfiguration_Config[_<variant>]

Name	Mcu_kRamConfiguration_Config [_ <variant>]</variant>	
Туре	Mcu_RamConfigType	
Description	Configuration structure for RAM	I configuration.
Verification method	The generated structure is present in Mcu[_ <variant>]_PBcfg.c file. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action	Generated output
	Configure RAM in McuRamSectorSettingConf (variant unaware)	<pre>static const Mcu_RamConfigType Mcu_kRamConfiguration_Config[1] = { /*McuRamSectorSettingConf_0*/</pre>
		_
		/* RAM Section Configuration: McuRamSectorSettingConf_0 */
		/* RAM section base address */
		(Mcu RamBaseAdrType) 0x7000000U,
		/* RAM section size */
		(Mcu RamSizeType)0x0000004U,
		/* Default initialization value
		(Mcu RamPrstDatType)0x00U
		}
		};
	Configure RAM in	
	McuRamSectorSettingConf (variant aware. Variant name is 'Petrol')	<pre>static const Mcu_RamConfigType Mcu_kRamConfiguration_Config_Petrol[1] = {</pre>
		/*McuRamSectorSettingConf 0*/
		{
		/* RAM Section Configuration: McuRamSectorSettingConf 0 */
		/* RAM section base address */
		/*
		(Mcu_RamBaseAdrType)0x7000000U,
		/* RAM section size */
		(Mcu_RamSizeType)0x0000004U,

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

<pre>/* Default initialization value */</pre>
(Mcu_RamPrstDatType)0x00U
}
};

1.3.2.1 Member: RamBaseAdrPtr

Table 153 RamBaseAdrPtr

Table 153 RamBas	eAdrPtr		
Name	RamBaseAdrPtr		
Туре	Mcu_RamBaseAdrType		
Description	Pointer to the RAM base address	Pointer to the RAM base address.	
Verification method	The value for this member is generated based on value in 'McuRamSectorSettingConf/ McuRamSectionBaseAddress'.		
Example(s) Action Generated o		Generated output	
	McuRamSectorSettingConf/ McuRamSectionBaseAddress = 0x70000000	<pre>/* RAM section base address */ (Mcu_RamBaseAdrType)0x70000000U,</pre>	
	McuRamSectorSettingConf/ McuRamSectionBaseAddress = 0x80008000	<pre>/* RAM section base address */ (Mcu_RamBaseAdrType) 0x80008000U,</pre>	

1.3.2.2 Member: RamSize

Table 154 RamSize

Name	RamSize		
Туре	Mcu_RamSizeType	Mcu_RamSizeType	
Description	Indicates the size of RAM section	Indicates the size of RAM section.	
Verification method	The value for this member is generated based on size of RAM specified in 'McuRamSectorSettingConf/McuRamSectionSize'.		
Example(s)	Action	Generated output	
	McuRamSectorSettingConf/Mc uRamSectionSize = 4	<pre>/* RAM section size */ (Mcu_RamSizeType)0x00000004U,</pre>	
	McuRamSectorSettingConf/Mc uRamSectionSize = 255	<pre>/* RAM section size */ (Mcu_RamSizeType) 0x000000ffU,</pre>	

1.3.2.3 Member: RamPrstData

Table 155 RamPrstData

Name	RamPrstData

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family

Infineon

Mcu driver

Туре	Mcu_RamPrstDatType	
Description	Indicates the data value used to initialize the RAM.	
Verification method	The value for this member is generated based on value in 'McuRamSectorSettingConf/ McuRamDefaultValue'.	
Example(s)	Action	Generated output
	McuRamSectorSettingConf/ McuRamDefaultValue = 123	<pre>/* Default initialization value */ (Mcu_RamPrstDatType) 0x7bU</pre>
	McuRamSectorSettingConf/ McuRamDefaultValue = 192	<pre>/* Default initialization value */ (Mcu_RamPrstDatType) 0xc0U</pre>

1.3.2.4 Member: RamData

Table 156 RamData

Table 156 RamDat	a	
Name	RamData	
Туре	uint64	
Description	Indicates the prepared data val	ue to be written in RAM at once.
Verification method	The value for this member is generated based on value in 'McuRamSectorSettingConf/ McuRamDefaultValue' using following algorithm: RamWriteSize = McuRamSectorSettingConf/ McuRamSectionWriteSize RamDataValue = McuRamSectorSettingConf/ McuRamDefaultValue A loop is run from 0 to RamWriteSize RamData = RamData (RamDataValue << (8 * LoopIndex))	
Example(s)	Action	Generated output
	McuRamSectorSettingConf/ McuRamDefaultValue = 123 McuRamSectorSettingConf/ McuSectionWriteSize = 8	<pre>/*Prepared Ram Data to be written at once*/ (uint64) 0x7b7b7b7b7b7b7b7b7bU</pre>
	McuRamSectorSettingConf/ McuRamDefaultValue = 192	/*Prepared Ram Data to be written at once*/

1.3.2.5 Member: RamWriteSize

Table 157 RamWriteSize

Name	RamWriteSize
Туре	Mcu_RamWriteSizeType



Mcu driver

Description	Indicates the bytes of data to be written in RAM at once.	
Verification method	The value for this member is generated based on value in 'McuRamSectorSettingConf/ McuRamSectionWriteSize'	
Example(s)	Action	Generated output
	McuRamSectorSettingConf/ McuSectionWriteSize = 4	<pre>/* RAM section write size */ (Mcu_RamWriteSizeType) 0x00000004U</pre>
	McuRamSectorSettingConf/ McuSectionWriteSize = 8	<pre>/* RAM section write size */</pre>

1.3.3 Structure: Mcu_kPllDistributionConfiguration_Config[_<variant>]

Name	Mcu_kPllDistributionConfigura	tion_Config[_ <variant>]</variant>
Туре	Mcu_RamConfigType	
Description	Configuration structure for cloc	k distribution configuration.
Verification method	The generated structure is present in Mcu[_ <variant>]_PBcfg.c file. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action	Generated output
	Configure clock setting in McuClockSettingConf (variant unaware)	<pre>static const Mcu_PllDistributionConfigType Mcu_kPllDistributionConfiguration_Con fig_0 = { /* CCUCON0 value */ 0x17230133U, /* CCUCON1 value */ 0x00000280U, /* CCUCON2 value */ 0x0000000U, /* CCUCON5 value */ 0x00000132U,</pre>
		/* CCUCON6CCUCON11 value */
		{
		0x0000000U,

infineon

Mcu driver

```
0x0000000U
                          }
                        };
Configure clock setting in
                        static const
McuClockSettingConf (variant
                        Mcu PllDistributionConfigType
aware. Variant name is
                        Mcu kPllDistributionConfiguration Con
'Petrol')
                        fig Petrol 0 =
                          /* CCUCONO value */
                          0x17230133U,
                          /* CCUCON1 value */
                          0x00000280U,
                          /* CCUCON2 value */
                          0x0000000U,
                          /* CCUCON3 value */
                          0x0000000U,
                          /* CCUCON4 value */
                          0x40000000U,
                          /* CCUCON5 value */
                          0x00000032U,
                          /* CCUCON6...CCUCON11 value */
                            0x0000000U,
                            0x0000000U,
                            0x0000000U,
                            0x0000000U,
                            0x00000000U,
                            0x0000000U
                          }
                        };
```

1.3.3.1 Member: Ccucon0

Table 159 Ccucon0

Name	Ccucon0
Туре	uint32
Description	Indicates the value to be written in CCUCON0 register.
Verification method	The value for this member is generated based McuClockReferencePointFrequency0 frequency divided by values specified in 'McuClockSettingConfig /McuPllDistributionSettingConfig': Bits 0-3 are configured based on parameter McuSTMFrequency. Bits 4-7 are configured based on parameter McuGTMFrequency.

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family

Infineon

Mcu driver

Bits 8-11 are configured based on parameter McuSRIFrequency.

Bits 12-14 are configured based on value suffixed after 'SEL' keyword in parameter McuLowPowerDivValue.

Bits 16-19 are configured based on parameter McuSPBFrequency.

Bits 20-23 are configured based on parameter McuBBBFrequency.

Bits 24-25 are configured based on parameter McuFSIFrequency.

Bits 26-27 are configured based on parameter McuFSI2Frequency.

Bits 28-29 are configured based on value suffixed after 'SEL' keyword in parameter McuClockDistributionInpClockSel.

Other bits are written with 0

Action

Example(s)
----------	----


Generated output

0x17230113U,

/* CCUCONO value */

- McuClockReferencePointFr equency0 = 300 MHz
- McuSTMFrequency = 100 MHz
- McuGTMFrequency = 200 MHz
- McuSRIFrequency = 300
 MHz
- McuLowPowerDivValue = LOW_POWER_DIVIDER_DIS ABLE SEL0
- McuSPBFrequency = 100 MHz
- McuBBBFrequency = 150 MHz
- McuFSIFrequency = 100 MHz
- McuFSI2Frequency = 300 MHz
- McuClockDistributionInpCl ockSel = PLL_INPUT_CLOCK_SRC_S ELECT_SEL1
- /* CCUCONO value */
 0x0f230313U,
- McuClockReferencePointFr equency0 = 300 MHz
- McuSTMFrequency = 100 MHz
- McuGTMFrequency = 100 MHz
- McuSRIFrequency = 100 MHz
- McuLowPowerDivValue = LOW_POWER_DIVIDER_DIS ABLE_SEL0
- McuSPBFrequency = 100

MCAL Configuration Verification Manual for Mcu





Mcu driver

MHz
McuBBBFrequency = 150 MHz
McuFSIFrequency = 100 MHz
McuFSI2Frequency = 100 MHz
McuClockDistributionInpCl ockSel = BACKUP_INPUT_CLOCK_SR
BACKUP_INPUT_CLUCK_3K

1.3.3.2 Member: Ccucon1

Table 160	Ccucon1
-----------	---------

Name	Ccucon1
Туре	uint32
Description	Indicates the value to be written in CCUCON1 register.
Verification method	The value for this member is generated based McuClockReferencePointFrequency frequency divided by values specified in 'McuClockSettingConfig /McuPllDistributionSettingConfig': Bits 0-3 are configured based on parameter McuMCanFrequency. Bits 4-5 are configured based on on value suffixed after 'SEL' keyword in parameter McuMCanClockSourceSelection. Bit 7 is configured based on value suffixed after 'SEL' keyword in parameter McuPeripheralPllSettingConfig/McuPll2DivSelect. Bits 8-11 are configured based on parameter McuI2CFrequency. Bits 16-19 are configured based on parameter McuMscFrequency. Bits 20-21 are configured based on value suffixed after 'SEL' keyword in parameter McuMscClockSourceSelection. Bits 24-27 are configured based on parameter McuQspiFrequency. Bits 28-29 are configured based on value suffixed after 'SEL' keyword in parameter McuQspiClockSourceSelection.

Other bits are written with 0

Action	Generated output	
McuClockReferencePointFr	/* CCUCON1 value */	
equency1 = 160 MHz	0x12120192U,	
McuMCanFrequency = 80 MHz		
McuMCanClockSourceSelection = MCAN_CLOCK_SOURCE_MC ANI_SEL1		
 McuPll2DivSelect = MCU_K3_DIV_FACTOR_BYP ASSED_SEL1 		

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

•	Mcul2CFrequency = 80 MHz	
•	McuMscFrequency = 80 MHz	
•	McuMscClockSourceSelecti on = MSC_CLOCK_SOURCE_SOU RCE1_SEL1	
•	McuQspiFrequency = 80 MHz	
•	McuQspiClockSourceSelecti on = QSPI_CLOCK_SOURCE_SO URCE1_SEL1	
•	McuClockReferencePointFr	/* CCUCONO value */
	equency1 = 160 MHz	0x14140594U,
•	McuMCanFrequency = 40 MHz	
•	McuMCanClockSourceSelection = MCAN_CLOCK_SOURCE_MCANI_SEL1	
•	McuPll2DivSelect = MCU_K3_DIV_FACTOR_BYP ASSED_SEL1	
•	Mcul2CFrequency = 40 MHz	
•	McuMscFrequency = 40 MHz	
•	McuMscClockSourceSelecti on = MSC_CLOCK_SOURCE_SOU RCE1_SEL1	
•	McuQspiFrequency = 40 MHz	
•	McuQspiClockSourceSelecti on = QSPI_CLOCK_SOURCE_SO URCE1_SEL1	

1.3.3.3 Member: Ccucon2

Table 161 Ccucon2

Name	Ccucon2
Туре	uint32
Description	Indicates the value to be written in CCUCON2 register.
Verification method	The value for this member is generated based McuClockReferencePointFrequency2 frequency divided by values specified in 'McuClockSettingConfig /McuPllDistributionSettingConfig': Bits 0-3 are configured based on parameter McuAscLinFastFrequency.

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family

Infineon

Mcu driver

Bit 8-11 is configured based on parameter McuAscLinSlowFrequency.
Bits 12-13 are configured based on value suffixed after 'SEL' keyword in parameter McuAscLinSlowClockSourceSelection.
Bit 24 is set if parameter McuEbuClkEnable is set to True else 0.
Bit 25 is set if parameter McuErayClkEnable is set to True else 0.
Bit 25 is set if parameter McuHspdmClkEnable is set to True else 0.

	Other bits are written with 0	
Example(s)	Action	Generated output
	 McuClockReferencePointFr equency2 = 200 MHz McuAscLinFastFrequency = 100 MHz 	/* CCUCON2 value */ 0x00001202U,
	McuAscLinSlowFrequency = 80 MHz	
	 McuAscLinSlowClockSourc eSelection = ASCLINS_CLOCK_SOURCE_ ASCLINSI_SEL1 	
	McuEbuClkEnable = False	
	McuErayClkEnable = False	
	McuHspdmClkEnable = False	
	McuClockReferencePointFr equency2 = 200 MHz	/* CCUCONO value */ 0x07001202U,
	McuAscLinFastFrequency = 100 MHz	
	McuAscLinSlowFrequency = 80 MHz	
	McuAscLinSlowClockSourc eSelection = ASCLINS_CLOCK_SOURCE_ ASCLINSI_SEL1	
	McuEbuClkEnable = True	
	McuErayClkEnable = True	
	McuHspdmClkEnable = True	

1.3.3.4 Member: Ccucon3

Table 162 Ccucon3

Name	Ccucon3
Туре	uint32
Description	Indicates the value to be written in CCUCON3 register.
Verification method	This parameter is generated only when macro MCU_SAFETY_ENABLE is STD_ON. The



Mcu driver

Mcu driver			
	value for this member is generated based McuClockReferencePointFrequency2 frequency divided by values specified in 'McuClockSettingConfig / McuClockMonitorConfig': Bit 0 is set when parameter McuPll0ClockMonEnable is set to True else 0. Bit 1 is set when parameter McuPll1ClockMonEnable is set to True else 0. Bit 2 is set when parameter McuPll2ClockMonEnable is set to True else 0. Bit 3 is set when parameter McuSpbClockMonEnable is set to True else 0. Bit 4 is set when parameter McuBackupClockMonEnable is set to True else 0. Other bits are written with 0		
Example(s)	Action Generated output		
	 McuPll0ClockMonEnable = True McuPll1ClockMonEnable = True McuPll2ClockMonEnable = True McuSpbClockMonEnable = True McuBackupClockMonEnabl e = True 	/* CCUCON2 value */ 0x0000001fU,	
	 McuPll0ClockMonEnable = False McuPll1ClockMonEnable = True McuPll2ClockMonEnable = True McuSpbClockMonEnable = False 	/* CCUCONO value */ 0x0000006U,	
	 McuBackupClockMonEnabl e = False 		

1.3.3.5 Member: Ccucon4

Table 163 Ccucon4

Name	Ccucon4	
Туре	uint32	
Description	Indicates the value to be written in CCUCON4 register.	
Verification method	This parameter is generated only when macro MCU_SAFETY_ENABLE is STD_ON. BackupLowThresh = ((512/ McuClockReferencePointFrequency0)*0.9)*10^8 BackupUpThresh = ((512/ McuClockReferencePointFrequency0)*1.1)*10^8	
	Bits 0-11 are configured with value of BackupLowThresh and McuBackupClockRangeMonEnable is True else 0. Bits 12-23 are configured with value of BackupUpThresh and McuBackupClockRangeMonEnable is True else 0.	



Mcu driver

	Bit 24 is set if parameter McuBa Bit 30 is set always in order to u Other bits are written with 0	ckupClockRangeMonEnable is True else 0. pdate the register.	
Example(s)	Action	Generated output	
	 BackupLowThresh = 153 MHz BackupUpThresh = 187 MHz McuBackupClockRangeMon Enable = True 		
	 BackupLowThresh = 153 MHz BackupUpThresh = 187 MHz McuBackupClockRangeMon Enable = False 		

1.3.3.6 Member: Ccucon5

Tahl	le 16	4	٠,	~114	con	5

Table 164 Ccucon5	n5			
Name	Ccucon5			
Туре	uint32			
Description	Indicates the value to be written in CCUCON5 register.			
Verification method	The value for this member is generated based McuClockReferencePointFrequency0 frequency divided by values specified in 'McuClockSettingConfig /McuPllDistributionSettingConfig': Bits 0-3 are configured based on parameter McuGEthFrequency. Bits 4-7 are configured based on parameter McuMcanHFrequency. Bits 8-11 are configured based on parameter McuAdasFrequency. Other bits are written with 0			
Example(s)	• McuClockReferencePointFr	Generated output /* CCUCON2 value */		
	equency0 = 300 MHzMcuGEthFrequency = 150 MHz	0x00000132U,		
	McuMcanHFrequency = 100 MHz			
	McuAdasFrequency = 300 MHz			
	McuClockReferencePointFr equency0 = 300 MHz	/* CCUCONO value */ 0x00000333U,		
	McuGEthFrequency = 100 MHz			
McuMcanHFrequency = 100 MHz				



Mcu driver

1.3.3.7 Member: CcuconCpu[Core]

Table 165 Ccucon(Cpu[Core]			
Name	CcuconCpu[Core]			
Туре	uint32			
Description	Indicates the values to be written in CCUCON6- CCUCON11 register for CPU0- CPU5 based on availability of CPUs			
Verification method	The value for this member is ge CPUxDIV = $64 - ((f_{CPUx} * 64) * f_{SRI}) v$	nerated as: where f _{CPUx} : CPU frequency, f _{SRI} : SRI frequency in MHz alue of CPUxDIV (x:0-5 based on availability)		
Example(s)	Action	Generated output		
	 McuSRIFrequency = 300 MHz McuCPU0Frequency = 150 MHz McuCPU1Frequency = 300 MHz McuCPU2Frequency = 300 MHz McuCPU3Frequency = 300 MHz McuCPU4Frequency = 300 MHz McuCPU5Frequency = 300 MHz 	/* CCUCON6CCUCON11 value */ {		
	 McuSRIFrequency = 300 MHz McuCPU0Frequency = 150 MHz McuCPU1Frequency = 300 MHz McuCPU2Frequency = 150 MHz McuCPU3Frequency = 300 MHz McuCPU4Frequency = 150 MHz McuCPU5Frequency = 300 MHz 	/* CCUCON6CCUCON11 value */ {		



Mcu driver

1.3.4 Structure: Mcu_kLowPowerModeConfiguration_Config[_<variant>]

Table 166 Mcu_kLowPowerModeConfiguration_Config[_<variant>]

Table 166	Mcu_kL	LowPowerModeConfiguration_Config[_ <variant>]</variant>		
Name		Mcu_kLowPowerModeConfiguration_Config[_ <variant>]</variant>		
Туре		Mcu_LowPowerModeType		
Description		Configuration structure for low power mode (standby) configuration.		
Verification m	nethod	The generated structure is present in Mcu[_ <variant>]_PBcfg.c file. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></variant>		
Example(s)		Action	Generated output	
Example(s)		Configure standby mode in McuModeSettingConf/ McuMode (variant unaware)	<pre>static const Mcu_LowPowerModeType Mcu_kLowPowerModeConfiguration_Config = { /*MaxModeEvrcCtrl value*/ { 0x5U, 0x0U, 0U }, /* PMSWCR0 Register value */ 0x40070000U, /* PMSWCR3Value */ 0x0000000U, /* PMSWCR4Value */ 0x0000000U, /* PMSWCR5Value */ 0x00000001U, /* EVRUVMONValue */ 0x0075a7b8U, /* EVRMONCTRLValue */ 0x00b5a595U, /* Standby RAM start address(es) */ { (uint32*)0x9000000U, } }</pre>	
			<pre>(uint32*) 0x90008000U, (uint32*) 0x90010000U, (uint32*) 0x90018000U } </pre>	



Mcu driver

```
Configure standby mode in
                        static const Mcu_LowPowerModeType
McuModeSettingConf/
                        Mcu kLowPowerModeConfiguration Config
McuMode (variant aware.
                        Petrol =
Variant name is 'Petrol')
                          /*MaxModeEvrcCtrl value*/
                            0x5U,
                            0x0U,
                            ΟU
                          /* PMSWCR0 Register value */
                          0x40070000U,
                          /* PMSWCR3Value */
                          0x0000000U,
                          /* PMSWCR4Value */
                          0x0000000U,
                          /* PMSWCR5Value */
                          0x0000001U,
                          /* EVRUVMONValue */
                          0x0075a7b8U,
                          /* EVRMONCTRLValue */
                          0x00b5a595U,
                          /* Standby RAM start address(es) */
                            (uint32*) 0x9000000U,
                             (uint32*) 0x90008000U,
                             (uint32*) 0x90010000U,
                             (uint32*)0x90018000U
                          }
                        };
```

1.3.4.1 Member: MaxModeEvrcCtrl

Table 167 MaxModeEvrcCtrl

Name	MaxModeEvrcCtrl	
Туре	Mcu_ModeEvrcCtrlType	
Description	Structure to hold the value for mode and Evrc configuration.	
Verification method	The structure holds 3 members:	
	• First member is generated based on the value of configuration parameter 'McuModeSettingconf/ McuMode'. McuMode = 0 selects IDLE mode and McuMode = 1 selects SLEEP mode	

Intineon

Mcu driver

- Second member is generated based on the value of 'McuModeSettingConf/ McuEvrcLPMOnSleepReqEnable'. TRUE: Entering into Low power mode for EVRC on sleep mode request is enabled. FALSE: Entering into Low power mode for EVRC on sleep mode request is disabled.
- Third member of the structure is reserved and always generated as 0.

Example(s)	Action	Generated output
	McuModeSettingconf/	/*MaxModeEvrcCtrl value*/
	McuMode = Idle	{
	McuModeSettingConf/	0x0U,
	McuEvrcLPMOnSleepReqEnabl	0x0U,
	e = False	00
		},
	McuModeSettingconf/	/*MaxModeEvrcCtrl value*/
	McuMode = Sleep	{
	McuModeSettingConf/ McuEvrcLPMOnSleepReqEnabl e = True	0x1U,
		0x1U,
		00
		},

1.3.4.2 Member: Pmswcr0

Table 168 Pmswcr0

Table 108 PillswClu		
Name	Pmswcr0	
Туре	uint32	
Description	Indicates the value to be written in PMSWCR0 register.	
Verification method	The value for this member is generated based on:	
	1. If McuModeSettingConf/ McuStdbyModeESR0Conf/ McuStdbyModeESR0WakeupEnable is True then:	
	 Bit 4 is set if McuModeSettingConf/ McuStdbyModeESR0Conf/ McuStdbyModeESR0FltEnable is set to True else 0. 	
	 Bit 5 is generated based on the numeric value suffixed after '_SEL' keyword in McuModeSettingConf/ McuStdbyModeESR0Conf/ McuStdbyModeESR0EdgeDetection. 	
	Bit 24 is set with the value of McuStdbyModeESR0WakeupEnable.	
	2. If McuModeSettingConf/ McuStdbyModeESR1Conf/ McuStdbyModeESR1WakeupEnable is True then:	
	 Bit 7 is set if McuModeSettingConf/ McuStdbyModeESR1Conf/ McuStdbyModeESR1FltEnable is set to True else 0. 	
	 Bit 8 is generated based on the numeric value suffixed after '_SEL' keyword in McuModeSettingConf/ McuStdbyModeESR1Conf/ McuStdbyModeESR1EdgeDetection. 	
	Bit 25 is set with the value of McuStdbyModeESR1WakeupEnable.	

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





- 3. If McuModeSettingConf/ McuStdbyModePinAConf/ McuStdbyModePinAWakeupEnable is True then:
- Bit 10 is set if McuModeSettingConf/ McuStdbyModePinAConf/ McuStdbyModePinAFltEnable is set to True else 0.
- Bit 11 is generated based on the numeric value suffixed after '_SEL' keyword in McuModeSettingConf/ McuStdbyModePinAConf/ McuStdbyModePinAEdgeDetection.
- Bit 26 is set with the value of McuStdbyModePinAWakeupEnable.
- 4. If McuModeSettingConf/ McuStdbyModePinBConf/ McuStdbyModePinBWakeupEnable is True then:
- Bit 13 is set if McuModeSettingConf/ McuStdbyModePinBConf/ McuStdbyModePinBFltEnable is set to True else 0.
- Bit 14 is generated based on the numeric value suffixed after '_SEL' keyword in McuModeSettingConf/ McuStdbyModePinBConf/ McuStdbyModePinBEdgeDetection.
- Bit 27 is set with the value of McuStdbyModePinBWakeupEnable.
- Bit 16 is set based on numeric value suffixed after '_SEL' keyword in McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeRamEnable
- Bit 20 is set based on numeric value suffixed after '_SEL' keyword in McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeBlankingFilterDelay
- Bit 28 is set if McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeWakeupFromEVR is set to True else 0.
- Bit 29 is set if McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeWakeupFromSCR is set to True else 0.
- Bit 30 is set if McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeWakeupFromPORST is set to True else 0.
- Bit 31 is set if McuModeSettingConf/ McuStdbyModeWakeupTimerConf/ McuStdbyModeWakeupTimerEnable is set to True else 0.
- Bit 2 is set to True if McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeEntryOnVEXTRampDown is set to True.
- Bit 3 is set to True if McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeEntryOnVDDRampDown is set to True.
- Other bits are set to 0 always.

Action McuModeSettingConf/ McuStdbyModeESR0Conf/ McuStdbyModeESR0WakeupE nable = True McuModeSettingConf/ McuStdbyModeESR0Conf/ McuStdbyModeESR0Conf/ McuStdbyModeESR0Conf/ McuStdbyModeESR0FltEnable = True Generated output /* PMSWCR0 Register value */ 0×41000030U,

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





McuModeSettingConf/ McuStdbyModeESR0Conf/ McuStdbyModeESR0EdgeDete ction = ESR0_TRIG_RISING_EDGE_SEL 1 McuStdbyModeWakeupFromP ORST = True	
McuModeSettingConf/ McuStdbyModeESR1Conf/ McuStdbyModeESR1WakeupE nable = True	<pre>/* PMSWCR0 Register value */ 0x02000180U,</pre>
McuModeSettingConf/ McuStdbyModeESR1Conf/ McuStdbyModeESR1FltEnable = True	
McuModeSettingConf/ McuStdbyModeESR1Conf/ McuStdbyModeESR1EdgeDete ction = ESR1_TRIG_RISING_EDGE_SEL 1	
McuStdbyModeWakeupFromP ORST = False	

1.3.4.3 Member: Pmswcr3

Table 169 Pmswcr3

Table 103 PillSWC	GE 103 FIIISWCI 3		
Name	Pmswcr3		
Туре	uint32		
Description	Indicates the value to be written in PMSWCR3 register.		
Verification method	The value for this member is generated based on:		
	 If McuModeSettingConf/ McuStdbyModeWakeupTimerConf/McuStdbyModeWakeupTimerEnable is True then: 		
	Bits 0-23 are set based on the value of McuModeSettingConf/ McuStdbyModeWakeupTimerConf/McuStdbyModeWakeupTimerValue.		
	 Bit 27 is set if McuModeSettingConf/ McuStdbyModeWakeupTimerConf/McuStdbyModeWakeupTimerEnable is set to True else 0. 		
	 Bit 29 is set based on numeric value suffixed after '_SEL' keyword in McuModeSettingConf/ McuStdbyModeWakeupTimerConf/ McuStdbyModeWakeupTimerClkDiv. 		
	Bit 30 is set based on numeric value suffixed after '_SEL' keyword in		

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	McuMadaSattingConf/McuS	tdbyMadaWakaunTimarCanf/
	McuModeSettingConf/ McuStdbyModeWakeupTimerConf/ McuStdbyModeWakeupTimerMode is set to True else 0.	
	Other bits are set to 0 always.	
Example(s)	Action	Generated output
	McuModeSettingConf/ McuStdbyModeWakeupTimerC onf/McuStdbyModeWakeupTi merEnable = True	<pre>/* PMSWCR3 Register value */ 0x68003be8U,</pre>
	McuModeSettingConf/ McuStdbyModeWakeupTimerC onf/McuStdbyModeWakeupTi merValue = 15336	
	McuModeSettingConf/ McuStdbyModeWakeupTimerC onf/ McuStdbyModeWakeupTimerC lkDiv = WUT_100KHZ_DIV_CLK_SEL1	
	McuModeSettingConf/ McuStdbyModeWakeupTimerC onf/ McuStdbyModeWakeupTimer Mode = WUT_AUTO_STOP_MODE_SEL 1	
	McuModeSettingConf/ McuStdbyModeWakeupTimerC onf/McuStdbyModeWakeupTi merEnable = True McuModeSettingConf/ McuStdbyModeWakeupTimerC onf/McuStdbyModeWakeupTi	<pre>/* PMSWCR3 Register value */ 0x08ffffffU,</pre>
	merValue = 16777215 McuModeSettingConf/ McuStdbyModeWakeupTimerC onf/ McuStdbyModeWakeupTimerC lkDiv = WUT_100KHZ_NO_DIV_CLK_S EL0	
	McuModeSettingConf/ McuStdbyModeWakeupTimerC onf/ McuStdbyModeWakeupTimer	

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.3.4.4 Member: Pmswcr4

Table 170 Pmswcr4

Table 170 Pmswcr	O PMSWC74		
Name	Pmswcr4		
Туре	uint32		
Description	Indicates the value to be written in PMSWCR4 register.		
Verification method	Bit 6 is set based on numeric value suffixed after '_SEL' keyword in McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeClkSelection. Other bits are set to 0 always.		
Example(s)	Action	Generated output	
	McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeClkSelection = OSC_CLOCK_100KHZ_ONLY_S EL0	<pre>/* PMSWCR4 Register value */ 0x0000000U,</pre>	
	McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeClkSelection = OSC_CLOCK_100KHZ_100MHZ _SEL1	<pre>/* PMSWCR4 Register value */ 0x00000040U,</pre>	

1.3.4.5 Member: Pmswcr5

Table 171 Pmswcr5

Name	Pmswcr5	
Туре	uint32	
Description	Indicates the value to be written in PMSWCR5 register.	
Verification method	Bit 0 is always set in order to enable bit protection tristate request bit.	
	Bit 1 is set if McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModePortTriStateEnable is set to True else 0.	
	Bit 2 is set if McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModeESR0TriStateEnable is set to True else 0.	
	Bit 4 is set if McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModePORSTFilterEnable is set to True else 0.	
	Other bits are set to 0 always.	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

Example(s)	Action	Generated output
	McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModePortTriStateEn able = False	<pre>/* PMSWCR5 Register value */ 0x0000005U,</pre>
	McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModeESR0TriStateE nable = True	
	McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModePORSTFilterEn able = False	
	McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModePortTriStateEn able = True	/* PMSWCR5 Register value */ 0x00000013U,
	McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModeESR0TriStateE nable = False	
	McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModePORSTFilterEn able = True	

1.3.4.6 Member: Evruvmon

Table 172 Evruvmon

	All other bits are configured with the reset value.		
	McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVextUVThres if McuStdbyModeEntryOnVEXTRampDown is set to True else reset value is generated.		
	McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVddUVThres if McuStdbyModeEntryOnVDDRampDown is set to True else reset value is generated. Bits 16-23 are generated with value specified in McuModeSettingConf/		
Verification method	Bits 0-7 are generated with value specified in McuModeSettingConf/		
Description	Indicates the value to be written in EVRUVMON register.		
Туре	uint32		
Name	Evruvmon		



Mcu driver

McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVddUVThres = 117	/* EVRUVMONValue 0x0075a7b8U,	*/
McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVextUVThres = 184		
McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVddUVThres = 127	/* EVRUVMONValue 0x00c8a77fU,	*/
McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVextUVThres =		

1.3.4.7 Member: EvrmonCtrl

Table 173 EvrmonCtrl

Table 173 Evrmon	Table 173 EvrmonCtri		
Name	EvrmonCtrl	EvrmonCtrl	
Туре	uint32		
Description	Indicates the value to be writter	n in EVRMONCTRL register.	
Verification method	Bits 4-5 are configured with the numeric value after keyword '_SEL' specified in McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVddUMMonMode if McuStdbyModeEntryOnVDDRampDown is set to True else reset value is generated. Bits 20-21 are configured with the numeric value after keyword '_SEL' specified in McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVextUMMonMode if McuStdbyModeEntryOnVEXTRampDown is set to True else reset value is generated. All other bits are configured with the reset value.		
Example(s) Action Generated output		Generated output	
Example(s)	McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVddUMMonMo de = VDD_UV_MON_MODE_SEL1 McuModeSettingConf/	/* EVRMONCTRLValue */ 0x00b5a595U,	



Mcu driver

McuStdbyModeVextUMMonMo de = VEXT_UV_MON_MODE_SEL3		
McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVddUMMonMo de = VDD_UV_MON_MODE_SEL0	/* EVRMONCTRLValue */ 0x0095a585U,	
McuModeSettingConf/ McuStdbyModeSettingconf/ McuStdbyModeVddVextConf/ McuStdbyModeVextUMMonMo de = VEXT_UV_MON_MODE_SEL1		

1.3.4.8 Member: StdbyRamAdr[MCU_NO_OF_STDBY_RAM_BLK]

Table 174 StdbyRamAdr[MCU_NO_OF_STDBY_RAM_BLK]

tubic III Ciuby.	taniii tan [14100_140_01 _01331_121	=	
Name	StdbyRamAdr[MCU_NO_OF_ST	DBY_RAM_BLK]	
Туре	uint32*	uint32*	
Description	Structure of RAM addresses.		
Verification method	The structure is generated based on the numeric value suffixed after '_SEL' keyword in McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeRamEnable. If MCU_STANDBYRAM_CPU0_BLK0_SEL1 is selected, start address of CPU0 LMU is		
	generated If MCU_STANDBYRAM_CPU0_BLK0_BLK1_SEL2 is selected, start addresses of CPU0 LMU and CPU0 LMU block 1 are generated		
	If MCU_STANDBYRAM_CPU1_BLK0_BLK1_SEL4 is selected, start addresses of CPU1 LMU and CPU1 LMU block 1 are generated If MCU_STANDBYRAM_CPU0_CPU1_BLK0_BLK1_SEL7 is selected, start addresses of CPU0 LMU, CPU0 LMU block 1, CPU1 LMU and CPU1 LMU block 1 are generated		
Example(s)	Action	Generated output	
	McuModeSettingConf/ McuStdbyModeSettingConf/ McuStdbyModeRamEnable = MCU_STANDBYRAM_CPU0_BL K0_BLK1_SEL2	<pre>/* Standby RAM start address(es) *, { (uint32*)0x9000000U, (uint32*)0x90008000U }</pre>	
	McuModeSettingConf/ McuStdbyModeSettingConf/	/* Standby RAM start address(es) */	



Mcu driver

MCU_STANDBYRAM_CPU0_CP	(uint32*)0x9000000U,
U1_BLK0_BLK1_SEL7	(uint32*)0x90008000U,
	(uint32*)0x90010000U,
	(uint32*)0x90018000U
	}

Structure: Mcu_kClockConfiguration_Config[_<variant>] 1.3.5

Table 175 MCU_KClockConfiguration_Config[_ <variant>]</variant>		
Name	Mcu_kClockConfiguration_Config[_ <variant>]</variant>	
Туре	Mcu_ClockConfigType	
Description	Configuration structure for PLL initialization.	
Verification method	The generated structure is present in Mcu[_ <variant>]_PBcfg.c file. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action Generated output	
	Configure PLLs in McuClockSettingConf (variant	<pre>static const Mcu_ClockConfigType Mcu_kClockConfiguration_Config[1] =</pre>

Example(s)	Action	Generated output
	Configure PLLs in McuClockSettingConf (variant unaware)	<pre>static const Mcu_ClockConfigType Mcu_kClockConfiguration_Config[1] = .</pre>
		4U, 1U, 1U, 0U
		},

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
/* System PLL K2 divider
                        increment step change delay */
                            10U,
                            /* System PLL K2 divider
                        decrement step change delay */
                            10U,
                            /* Peripheral PLL K2 divider step
                        change increment */
                            10U,
                            /* Peripheral PLL K2 divider step
                        change decrement */
                            10U,
                            /* Peripheral PLL K3 divider step
                        change increment */
                            10U,
                            /* Peripheral PLL K3 divider step
                        change decrement */
                            10U,
                            /* PLL clock divider
                        configuration pointer */
                        &Mcu kPllDistributionConfiguration Co
                        nfig_0,
                            /* External Clock configuration
                            0x0000000U,
                            /* Backup frequency K Divider
                        value for both PLLs */
                            0 \times 0375 U,
                            /* Converter Control Phase
                        Synchronization configuration */
                            0x00U,
                          },/*McuClockReferencePointConfig*/
                        };
Configure PLLs in
                        static const Mcu ClockConfigType
McuClockSettingConf (variant
                        Mcu kClockConfiguration Config Petrol
aware. Variant name is
                        [1] =
'Petrol')
                          /*McuClockSettingConfig 0*/
                            /* System PLL configuration value
                        */
                              1U,
```

Infineon

Mcu driver

```
ΟU,
      29U,
      1U,
      0U,
      0U
    /* Peripheral PLL configuration
value */
    {
      39U,
      OU,
      4U,
      1U,
      1U,
      0U
    },
    /* System PLL K2 divider
increment step change delay */
    10U,
    /* System PLL K2 divider
decrement step change delay */
    /* Peripheral PLL K2 divider step
change increment */
    /* Peripheral PLL K2 divider step
change decrement */
    /* Peripheral PLL K3 divider step
change increment */
    10U,
    /* Peripheral PLL K3 divider step
change decrement */
    10U,
    /* PLL clock divider
configuration pointer */
&Mcu kPllDistributionConfiguration Co
nfig_Petrol_0,
    /* External Clock configuration
*/
    0x0000000U,
    /* Backup frequency K Divider
```



Mcu driver

value for both PLLs */
0x0375U,
<pre>/* Converter Control Phase Synchronization configuration */</pre>
0x00U,
},/*McuClockReferencePointConfig*/
};

1.3.5.1 Member: SystemPllCfg

Table 176 SystemPllCfg

Table 176 SystemPllCfg		
Name	SystemPllCfg	
Туре	Mcu_SystemPllConfigType	
Description	System PLL configuration structure	
Verification method	The structure is generated based on the values configured in McuClockSettingConf/McuSystemPllSettingConfig. 1. First element is generated based on the numeric value suffixed after '_SEL' keyword in 'McuClockSettingConf/ McuSystemPllSettingConfig/ McuPllInputSrcSelection'. Possible values are 'OSC_CLOCK_SRC_SELECT_SEL1' and 'BACKUP_CLOCK_SRC_SELECT_SEL0' 2. Second element is generated based on 'McuClockSettingConf/ McuSystemPllSettingConfig/ McuSystemPllPDivider' (0-7) 3. Third element is generated based on the value in McuClockSettingConf/ McuSystemPllSettingConfig/ McuSystemPllNDivider (0-127) 4. Fourth element is generated based on the value in McuClockSettingConf/ McuSystemPllSettingConfig/ McuSystemPllK2Divider (0-7) 5. If 'McuClockSettingConfig/ McuSystemPllSettingConfig/ McuFmPllEnable' is set to True, Fifth element is generated as 1 and as 0 if McuFmPllEnable is False. 6. Sixth element is generated as 0 if 'McuClockSettingConf/ McuSystemPllSettingConfig/ McuFmPllEnable' is False, else based on the value in McuClockSettingConfi/ 'McuSystemPllSettingConfig/ McuFMPllModAmp' using the formula: a. FMPllAmp value = McuFMPllModAmp * ((Input frequency based on McuPllInputSrcSelection)*64*(McuSystemPllNDivider + 1) / (100*3.6* (McuSystemPllPDivider + 1))	

Example(s)	Action	Generated output
	McuClockSettingConf/ McuSystemPllSettingConfig/ McuPllInputSrcSelection = OSC_CLOCK_SRC_SELECT_SE	<pre>/*McuClockSettingConfig_0*/ { /* System PLL configuration value */</pre>

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
L1
                                  {
                                     1U,
McuClockSettingConf/
                                     0U,
McuSystemPllSettingConfig/
McuSystemPllPDivider = 0
                                     29U,
                                     1U,
McuClockSettingConf/
McuSystemPllSettingConfig/
                                     0U,
McuSystemPllNDivider = 29
                                     0U
McuClockSettingConf/
                                  },
McuSystemPllSettingConfig/
McuSystemPllK2Divider = 1
McuClockSettingConf/
McuSystemPllSettingConfig/
McuFmPllEnable = False
                             /*McuClockSettingConfig 0*/
McuClockSettingConf/
McuSystemPllSettingConfig/
McuPllInputSrcSelection =
                                  /* System PLL configuration value
BACKUP_CLOCK_SRC_SELECT
_SEL0
McuClockSettingConf/
                                     1U,
McuSystemPllSettingConfig/
                                     0U,
McuSystemPllPDivider = 0
                                     29U,
McuClockSettingConf/
                                     1U,
McuSystemPllSettingConfig/
                                     1U,
McuSystemPllNDivider = 29
                                     62597U
McuClockSettingConf/
                                  },
McuSystemPllSettingConfig/
McuSystemPllK2Divider = 1
McuClockSettingConf/
McuSystemPllSettingConfig/
McuFmPllEnable = True
McuClockSettingConf/
McuSystemPllSettingConfig/M
cuFMPllModAmp = 1.25
```


1.3.5.2 Member: PeripheralPllCfg

Table 177 PeripheralCfg

Name	PeripheralPllCfg	
Туре	Mcu_PeripheralPllConfigType	
Description	Peripheral PLL configuration structure	
Verification method	The structure is generated based on the values configured in McuClockSettingConf/	

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





McuPeripheralPllSettingConfig.

1. First element is genarted based on the value in

McuClockSettingConf/ McuPeripheralPllSettingConfig/McuPeripheralPllNDivider (0-127).

- 2. Second element is generated based on McuClockSettingConf/McuPeripheralPllSettingConfig/McuPeripheralPllPDivider (0-7)
- 3. Third element is generated based on the value in McuClockSettingConf/McuPeripheralPllSettingConfig/McuPeripheralPllK2Divider (0-7)
- 4. Fourth element is generated based on the value in McuClockSettingConf/McuPeripheralPllSettingConfig/McuPeripheralPllK3Divider (0-7)
- 5. Fifth element is generated based on the numeric value suffixed after '_SEL' keyword in McuClockSettingConf/ McuPeripheralPllSettingConfig/McuPll2DivSelect (MCU_K3_DIV_FACTOR_BYPASSED_SEL1/ MCU_K3_DIV_FACTOR_NOT_BYPASSED_SEL0).
- 6. Sixth element is for reserved bits and is always generated as 0.

Example(s)	Action	Generated output
	McuClockSettingConf/ McuPeripheralPllSettingConfig	<pre>/* Peripheral PLL configuration value */</pre>
	/McuPeripheralPllNDivider = 39	{ 39U,
	McuClockSettingConf/	0U,
	McuPeripheralPllSettingConfig	
	/McuPeripheralPllPDivider = 0	1U,
	McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPeripheralPllK2Divider = 4	
	McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPeripheralPllK3Divider = 1	
	McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPll2DivSelect = MCU_K3_DIV_FACTOR_BYPAS SED_SEL1	
	McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPeripheralPllNDivider = 39	<pre>/* Peripheral PLL configuration value */ { 39U,</pre>
	McuClockSettingConf/ McuPeripheralPllSettingConfig	0U,



Mcu driver

/McuPeripheralPllPDivider = 0	1U,
McuClockSettingConf/	0U,
McuPeripheralPllSettingConfig	0U
/McuPeripheralPllK2Divider = 4	},
McuClockSettingConf/	
McuPeripheralPllSettingConfig /McuPeripheralPllK3Divider = 1	
· ·	
McuClockSettingConf/ McuPeripheralPllSettingConfig	
/McuPll2DivSelect =	
MCU_K3_DIV_FACTOR_NOT_B	
YPASSED_SEL0	
1	

1.3.5.3 Member: SysPllK2DivStepUpChangeDelay

Table 178 SysPllK2DivStepUpChangeDelay

Name	SysPllK2DivStepUpChangeDelay	
Туре	uint32	
Description	Delay for incrementing system	PLL K2 divider value
Verification method	The structure is generated based on the value configured in McuClockSettingConf/McuSystemPllSettingConfig/McuSysPllK2DivStepUpChangeDelay.	
Example(s)	Action	Generated output
	McuClockSettingConf/ McuSystemPllSettingConfig/M cuSysPllK2DivStepUpChangeD elay = 10	<pre>/* System PLL K2 divider increment step change delay */ 10U,</pre>
	McuClockSettingConf/ McuSystemPllSettingConfig/M cuSysPllK2DivStepUpChangeD elay = 50	<pre>/* System PLL K2 divider increment step change delay */ 50U,</pre>

1.3.5.4 Member: SysPllK2DivStepDownChangeDelay

Table 179 SysPllK2DivStepDownChangeDelay

Name	SysPllK2DivStepDownChangeDelay
Туре	uint32
Description	Delay for decrementing system PLL K2 divider value
Verification method	The structure is generated based on the value configured in McuClockSettingConf/McuSystemPllSettingConfig/McuSysPllK2DivStepDownChangeDelay.



Mcu driver

Example(s)	Action	Generated output
	McuClockSettingConf/ McuSystemPllSettingConfig/M	/* System PLL K2 divider decrement step change delay */
	cuSysPllK2DivStepDownChang eDelay = 10	100,
	McuClockSettingConf/ McuSystemPllSettingConfig/M cuSysPllK2DivStepDownChang eDelay = 50	<pre>/* System PLL K2 divider decrement step change delay */ 50U,</pre>

1.3.5.5 Member: PeripheralPllK2StepUpChangeDelay

Table 180 PeripheralPllK2StepUpChangeDelay

Name	PeripheralPllK2StepUpChangeDelay		
Туре	uint32		
Description	Delay for incrementing periphe	ral PLL K2 divider value	
Verification method	The structure is generated based on the value configured in McuClockSettingConf/McuPeripheralPllSettingConfig/McuPerPllK2DivStepUpChangeDelay.		
Example(s)	Action	Generated output	
	McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPerPllK2DivStepDownCha ngeDelay = 10	<pre>/* Peripheral PLL K2 divider increment step change delay */ 10U,</pre>	
	McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPerPllK2DivStepDownCha ngeDelay = 50	<pre>/* Peripheral PLL K2 divider increment step change delay */ 50U,</pre>	

1.3.5.6 Member: PeripheralPllK2StepDownChangeDelay

Table 181 PeripheralPllK2StepDownChangeDelay

Name	PeripheralPllK2StepDownChangeDelay
Туре	uint32
Description	Delay for decrementing peripheral PLL K2 divider value
Verification method	The structure is generated based on the value configured in McuClockSettingConf/McuPeripheralPllSettingConfig/McuPerPllK2DivStepDownChangeDelay.



Mcu driver

Example(s)	Action	Generated output
	McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPerPllK2DivStepDownCha ngeDelay = 10	
	McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPerPllK2DivStepDownCha ngeDelay = 50	

1.3.5.7 Member: PeripheralPllK3StepUpChangeDelay

Table 182 PeripheralPllK3StepUpChangeDelay

Table 182 Periphe	ralPllK3StepUpChangeDelay		
Name	PeripheralPllK3StepUpChangeDelay		
Туре	uint32		
Description	Delay for incrementing peripher	ral PLL K3 divider value	
Verification method	The structure is generated based on the value configured in McuClockSettingConf/McuPeripheralPllSettingConfig/McuPerPllK3DivStepUpChangeDelay.		
Example(s) Action Generated output		Generated output	
	McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPerPllK3DivStepDownCha ngeDelay = 10	<pre>/* Peripheral PLL K3 divider increment step change delay */ 10U,</pre>	
	McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPerPllK3DivStepDownCha ngeDelay = 50	<pre>/* Peripheral PLL K3 divider increment step change delay */ 50U,</pre>	

1.3.5.8 Member: PeripheralPllK3StepDownChangeDelay

Table 183 PeripheralPllK3StepDownChangeDelay

Name	PeripheralPllK3StepDownChangeDelay		
Туре	uint32		
Description	Delay for decrementing peripheral PLL K3 divider value		
Verification method	The structure is generated based on the value configured in McuClockSettingConf/McuPeripheralPllSettingConfig/McuPerPllK3DivStepDownChangeDelay.		
Example(s)	Action Generated output		



Mcu driver

McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPerPllK3DivStepDownCha ngeDelay = 10	<pre>/* Peripheral PLL K3 divider decrement step change delay */ 10U,</pre>
McuClockSettingConf/ McuPeripheralPllSettingConfig /McuPerPllK3DivStepDownCha ngeDelay = 50	<pre>/* Peripheral PLL K3 divider decrement step change delay */ 50U,</pre>

1.3.5.9 Member: Mcu_kPllDistributionConfiguration_Config[_variant]

Table 184 Mcu kPllDistributionConfiguration Config[variant]

Table 184 Mcu_kPllDistributionConfiguration_Config[_variant]		
Name	Mcu_kPllDistributionConfiguration_Config[_variant]	
Туре	Mcu_PllDistributionConfigType	
Description	Pointer to the clock distribution	configuration structure
Verification method	The element is always generated as Mcu_kPllDistributionConfiguration_Config[_variant]	
Example(s)	Action Generated output	
	For variant unaware	<pre>/* PLL clock divider configuration pointer */</pre>
	&Mcu_kPllDistributionConfiguration_Config_0,	
	For variant aware, variant name is Petrol	/* PLL clock divider configuration pointer */
		&Mcu_kPllDistributionConfiguration_Config_Petrol_0,

1.3.5.10 Member: ExternalClockCfg

Table 185 ExternalClockCfg

Name	ExternalClockCfg	
Туре	Mcu_ExternalClockConfigType	
Description	External clock configuration value	
Verification method	The element is always generated based on: Bit 0 is set if McuClockSettingConf/ McuExternalClockOutputConfig/ McuExtClock0Enable is set to True else 0.	
	Bits 2-5 are set based on the numeric value suffixed after '_SEL' keyword in McuClockSettingConf/ McuExternalClockOutputConfig/ McuExtClockOutSel0. Bit 16 is set if McuClockSettingConf/ McuExternalClockOutputConfig/	

MCAL Configuration Verification Manual for Mcu





Mcu driver

McuExtClock1Enable is set to True else 0.

Bit 17 is set if McuClockSettingConf/ McuExternalClockOutputConfig/ McuExtClock1Inverted is set to False else 0.

Bits 18-21 are set based on the numeric value suffixed after '_SEL' keyword in McuClockSettingConf/ McuExternalClockOutputConfig/ McuExtClockOutSel1.

Bits 24-31 are set based on the value in McuClockSettingConf/ McuExternalClockOutputConfig/ McuExtClock1Div substracted with 1 if SPB is selected as output.

Other bits are set as 0 always

	Other bits are set as 0 always.	Other bits are set as 0 always.		
Example(s)	Action	Generated output		
	McuClockSettingConf/ McuExternalClockOutputConfi g/ McuExtClock0Enable = True	<pre>/* External Clock configuration */ 0x000000dU,</pre>		
	McuClockSettingConf/ McuExternalClockOutputConfi g/ McuExtClockOutSel0 = OSC0_EXT_CLOCK0_SEL3			
	McuClockSettingConf/ McuExternalClockOutputConfi g/ McuExtClock1Enable = False			
	McuClockSettingConf/ McuExternalClockOutputConfi g/ McuExtClock1Inverted = False			
	McuClockSettingConf/ McuExternalClockOutputConfi g/ McuExtClock0Enable = False	/* External Clock configuration */ 0x17270000U,		
	McuClockSettingConf/ McuExternalClockOutputConfi g/ McuExtClockOutSel1 = SPB_EXT_CLOCK1_SEL9			
	McuClockSettingConf/ McuExternalClockOutputConfi g/ McuExtClock1Enable = True			
	McuClockSettingConf/ McuExternalClockOutputConfi g/ McuExtClock1Inverted = True			
	McuClockSettingConf/ McuExternalClockOutputConfi g/ McuExtClock1Div = 24			



Mcu driver

1.3.5.11 Member: BackupFreqKDiv

Table 186	BackupFreqKDiv
-----------	----------------

Table 186 BackupFredkDIV			
Name	BackupFreqKDiv		
Туре	uint16		
Description	K divider value to reach backup clock frequency		
Verification method	 The element is generated based on following formula: NDiv = McuClockSettingConf/ McuPeripheralPllSettingConfig/ McuPeripheralPllNDivider+1 		
	 PDiv = McuClockSettingConf/ McuPeripheralPllSettingConfig/ McuPeripheralPllPDivider+1 KDivVal = (INSELFREQ*NDiv)/(1.6*PDiv*F_{BACK}) a. Where INSELFREQ = Oscillator frequency or Backup clock frequency based on which is selected in McuClockSettingConf/ McuSystemPllSettingConfig/ McuPllInputSrcSelection. b. F_{BACK}: Backup clock frequency BackupFreqKDiv = KDivVal(systemPll) - 1 BackupFreqKDiv = BackupFreqKDiv ((KDivVal(McuPeripheralPllK2Divider)-1)<<4) BackupFreqKDiv = BackupFreqKDiv ((KDivVal(McuPeripheralPllK3Divider)-1)<<8) 		
-			
Example(s)	Action	Generated output	
	INSELFREQ = 20 MHz	<pre>/* Backup frequency K Divider value for both PLLs */</pre>	
	System Pll NDiv = 30	0x0375U,	
	System Pll PDiv = 1		
	Peripheral Pll NDiv = 40		
	Peripheral Pll PDiv = 1		

1.3.5.12 Member: ConvCtrlBlockConf

Table 187 ConvCtrlBlockConf

Table 2011 Control Control			
Name	ConvCtrlBlockConf		
Туре	uint8		
Description	Converter control block configuration value		
Verification method	The element is generated based on the numeric value suffixed after '_SEL' keyword in McuClockSettingConf/ McuPllDistributionSettingConfig/ McuConvCtrlPhaseSynchConf.		
Example(s)	Action	Generated output	
	McuClockSettingConf/ McuPllDistributionSettingConfi g/	<pre>/* Converter Control Phase Synchronization configuration */</pre>	

Infineon

Mcu driver

= PHASE_SYNCH_PER_FREQ_BY _3_SEL2	
McuClockSettingConf/ McuPllDistributionSettingConfi g/ McuConvCtrlPhaseSynchConf = PHASE_SYNCH_PER_FREQ_BY _9_SEL8	<pre>/* Converter Control Phase Synchronization configuration */</pre>

1.3.6 Structure: Mcu_kGtmClusterConfigPtr_Config[_<variant>]

Table 188 Mcu_kGtmClusterConfigPtr_Config[_<variant>]

Table 188 Mcu_KG	tmclusterconfigPtr_config[_<\	/ariaii(~j
Name	Mcu_kGtmClusterConfigPtr_Co	nfig[_ <variant>]</variant>
Туре	Mcu_GtmClusterConfigType	
Description	Configuration structure for GTM clusters initialization.	
Verification method	The generated structure is present in Mcu[_ <variant>]_PBcfg.c file. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored. The memebers are generated based on number of clusters available in the device.</variant></variant></variant>	
Example(s)	Action	Generated output
	Configure Clusters in GtmGlobalConfiguration/ GtmClusterConf (variant unaware)	<pre>static const Mcu_GtmClusterConfigType Mcu_kGtmClusterConfigPtr_Config[12] = { /*GTM Cluster_0 configuration*/ { /*GTM cluster TIM/TOM/ATOM enable settings*/ 0x00000000U, /*GTM cluster config clock settings*/ 0x0000000U, /*GTM cluster fixed clock settings*/ 0x0000000U }, /*GTM Cluster_1 configuration*/ { /*GTM Cluster_1 configuration*/ /*GTM Cl</pre>
		/*GTM cluster TIM/TOM/ATOM enable settings*/

infineon

```
0x0000000U,
    /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
 },
 /*GTM Cluster 2 configuration*/
   /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   U00000000000
  /*GTM Cluster_3 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
    /*GTM cluster fixed clock
settings*/
   0x0000000U
 /*GTM Cluster 4 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
    /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
```

Infineon

```
},
  /*GTM Cluster 5 configuration*/
   /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
  /*GTM Cluster 6 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
    /*GTM cluster fixed clock
settings*/
   0x0000000U
 },
 /*GTM Cluster 7 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
    /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
 },
 /*GTM Cluster 8 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
    0x0000000U,
    /*GTM cluster config clock
```

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
settings*/
   0x0000000U,
    /*GTM cluster fixed clock
settings*/
   0x0000000U
  /*GTM Cluster 9 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
 },
 /*GTM Cluster_10 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
    /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
 },
 /*GTM Cluster 11 configuration*/
   /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
    /*GTM cluster fixed clock
settings*/
   0x0000000U
  }
};
```

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
Configure Clusters in
GtmGlobalConfiguration/
GtmClusterConf (variant
aware. Variant name is
'Petrol')
```

```
static const Mcu GtmClusterConfigType
Mcu kGtmClusterConfigPtr Config Petro
1[12] =
{
  /*GTM Cluster 0 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
 },
 /*GTM Cluster 1 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
    /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
  /*GTM Cluster 2 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
    /*GTM cluster config clock
settings*/
   0x0000000U,
    /*GTM cluster fixed clock
settings*/
   0x0000000U
  /*GTM Cluster 3 configuration*/
```

infineon

```
/*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
    /*GTM cluster fixed clock
settings*/
   0x0000000U
 },
 /*GTM Cluster 4 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
    /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
 },
 /*GTM Cluster 5 configuration*/
   /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
    0x0000000U
  /*GTM Cluster 6 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
    /*GTM cluster fixed clock
```

infineon

```
settings*/
   0x0000000U
  },
 /*GTM Cluster 7 configuration*/
   /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
 /*GTM Cluster 8 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
    /*GTM cluster fixed clock
settings*/
   0x0000000U
 /*GTM Cluster 9 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
 /*GTM Cluster_10 configuration*/
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
```



Mcu driver

```
0x00000000U,
    /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
 },
 /*GTM Cluster 11 configuration*/
   /*GTM cluster TIM/TOM/ATOM enable
settings*/
   0x0000000U,
   /*GTM cluster config clock
settings*/
   0x0000000U,
   /*GTM cluster fixed clock
settings*/
   0x0000000U
  }
};
```

1.3.6.1 Member: Gtm_Cluster[ClusterIndex]

Table 189 Gtm_Cluster[ClusterIndex]

Table 189 Gtm_Cl	uster[ClusterIndex]
Name	Gtm_Cluster[ClusterIndex]
Туре	Mcu_GtmClusterConfigType
Description	Structure to store individual cluster configuration
Verification method	The member is generated based on the number of GTM clusters available in the device.
	First element is generated based on:
	Bit 0 is set if any TIM channel is used in McuHardwareResourceAllocationConf/ McuGtmAllocationConf/ McuTimAllocationConf.
	Bit 1 is set if any TOM channel is used in McuHardwareResourceAllocationConf/ McuGtmAllocationConf/ McuTomAllocationConf.
	Bit 2 is set if any ATOM channel is used in McuHardwareResourceAllocationConf/ McuGtmAllocationConf/ McuAtomAllocationConf.
	Second element is generated with a value if any TIM, TOM or ATOM channel is used else 0.
	 Bits 0-1 are set based on numeric value suffixed after '_SEL' keyword in GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock0Src.

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family

Mcu driver



- Bits 4-5 are set based on numeric value suffixed after '_SEL' keyword in GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock1Src.
- Bits 8-9 are set based on numeric value suffixed after '_SEL' keyword in GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock2Src.
- Bits 12-13 are set based on numeric value suffixed after '_SEL' keyword in GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock3Src.
- Bits 16-17 are set based on numeric value suffixed after '_SEL' keyword in GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock4Src.
- Bits 20-21 are set based on numeric value suffixed after '_SEL' keyword in GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock5Src.
- Bits 24-25 are set based on numeric value suffixed after '_SEL' keyword in GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock6Src.
- Bits 28-29 are set based on numeric value suffixed after '_SEL' keyword in GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock0Src.
- Other bits are set to 0 always.

Third element is generated based on the numeric value suffixed after '_SEL' keyword in GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterFixedClockSetting/ GtmClusterFixedClockSrc.

Example(s)

Action

ED

McuHardwareResourceAllocati onConf/ McuGtmAllocationConf/ McuTimAllocationConf = GTM_TIM_CHANNEL_NOT_US

McuHardwareResourceAllocati onConf/ McuGtmAllocationConf/ McuTomAllocationConf = GTM_TOM_CHANNEL_USED_B Y_PWM

McuHardwareResourceAllocati onConf/ McuGtmAllocationConf/ McuAtomAllocationConf = GTM_ATOM_CHANNEL_NOT_U SED

GtmGlobalConfiguration/

Generated output

```
{
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
    0x00000000U,
    /*GTM cluster config clock
settings*/
    0x00021000U,
    /*GTM cluster fixed clock
settings*/
    0x0000000U
},
```

/*GTM Cluster 0 configuration*/

RESTRICTED

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock0Src = CMU_CONF_CLOCK0_SEL0

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock1Src = CMU_CONF_CLOCK0_SEL0

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock2Src = CMU_CONF_CLOCK0_SEL0

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock3Src = CMU_CONF_CLOCK8_SEL1

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock4Src = EXT_CAPTURE_SEL2

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock5Src = CMU_CONF_CLOCK0_SEL0

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock6Src = CMU_CONF_CLOCK0_SEL0

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock7Src = CMU_CONF_CLOCK0_SEL0

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterFixedClockSetting/ GtmClusterFixedClockSrc = CMU_FIXED_CLOCK0_SEL0

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
McuHardwareResourceAllocati
onConf/
McuGtmAllocationConf/
McuTimAllocationConf =
GTM_TIM_CHANNEL_USED_BY
_ICU
```

McuHardwareResourceAllocati onConf/ McuGtmAllocationConf/ McuTomAllocationConf = GTM_TOM_CHANNEL_USED_B Y_PWM

McuHardwareResourceAllocati onConf/ McuGtmAllocationConf/ McuAtomAllocationConf = GTM_ATOM_CHANNEL_NOT_U SED

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock0Src = CMU_CONF_CLOCK0_SEL0

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock1Src = CMU_CONF_CLOCK0_SEL0

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock2Src = CMU_CONF_CLOCK0_SEL0

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock3Src = CMU_CONF_CLOCK8_SEL1

GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock4Src = EXT_CAPTURE_SEL2

GtmGlobalConfiguration/ GtmClusterConf/

```
/*GTM Cluster_0 configuration*/
{
    /*GTM cluster TIM/TOM/ATOM enable
settings*/
    0x00000003U,
    /*GTM cluster config clock
settings*/
    0x00021000U,
    /*GTM cluster fixed clock
settings*/
    0x00000001U
},
```



Mcu driver

Characteristics and Characteristics of	
GtmClusterConfClockSetting/	
GtmClusterConfClock5Src =	
CMU_CONF_CLOCK0_SEL0	
GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock6Src = CMU_CONF_CLOCK0_SEL0	
GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterConfClockSetting/ GtmClusterConfClock7Src = CMU_CONF_CLOCK0_SEL0	
GtmGlobalConfiguration/ GtmClusterConf/ GtmClusterFixedClockSetting/ GtmClusterFixedClockSrc = CMU_CONF_CLOCK8_SEL1	

1.3.7 Structure: Mcu_kGtmConfiguration_Config[_<variant>]

Table 190 Mcu_kGtmConfiguration_Config[_<variant>]

Name	Mcu_kGtmConfiguration_Confi	Mcu_kGtmConfiguration_Config[_ <variant>]</variant>	
Туре	Mcu_GtmConfigType		
Description	Configuration structure for GTM global initialization.		
Verification method	The generated structure is present in Mcu[_ <variant>]_PBcfg.c file. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></variant>		
Example(s)	Action	Generated output	
C G	Configure GTM in GtmGlobalConfiguration (variant unaware)	<pre>static const Mcu_GtmConfigType Mcu_kGtmConfiguration_Config = { /* Ptr to GTM clock configuration -</pre>	
		GtmClockCfgPtr */	
		&Mcu_kGtmClockConfigPtr_Config,	
		<pre>/* Ptr to GTM cluster configuration - GtmClusterCfgPtr */</pre>	
		<pre>Mcu_kGtmClusterConfigPtr_Config,</pre>	
		/*Configuration for TOM global settings*/	
		{	
		/*Configuration for Tom global settings - GtmTomCfg*/	

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
/*GtmTomGlobalConf 0*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x0000000U,
      /*TomTgcActTb value for
group0*/
      0x0000001U
   },
      /*TomTqcIntTrigRstCn1 value for
group1*/
      0x0000000U,
      /*TomTgcActTb value for
group1*/
      0x0000001U
    },
   /*GtmTomGlobalConf 1*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x0000000U,
      /*TomTgcActTb value for
group0*/
      0x0000001U
    },
      /*TomTgcIntTrigRstCn1 value for
group1*/
      0x00000000U,
      /*TomTqcActTb value for
group1*/
      0x0000001U
    /*GtmTomGlobalConf 2*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x0000000U,
      /*TomTgcActTb value for
group0*/
      0x0000001U
```

Infineon

```
},
    {
      /*TomTgcIntTrigRstCn1 value for
group1*/
      0x0000000U,
      /*TomTqcActTb value for
group1*/
      0x0000001U
    },
   /*GtmTomGlobalConf 3*/
      /*TomTqcIntTrigRstCn0 value for
group0*/
      0x0000000U,
      /*TomTgcActTb value for
group0*/
      0x0000001U
    },
      /*TomTgcIntTrigRstCn1 value for
group1*/
      0x0000000U,
      /*TomTgcActTb value for
group1*/
      0x0000001U
    },
   /*GtmTomGlobalConf 4*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x00000000U,
      /*TomTqcActTb value for
group0*/
      0x0000001U
    },
      /*TomTgcIntTrigRstCn1 value for
group1*/
      0x0000000U,
      /*TomTgcActTb value for
group1*/
      0x0000001U
```



```
/*GtmTomGlobalConf 5*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x0000000U,
      /*TomTgcActTb value for
group0*/
      0x0000001U
    },
      /*TomTgcIntTrigRstCn1 value for
group1*/
      0x0000000U,
      /*TomTgcActTb value for
group1*/
      0x0000001U
   }
  },
  /*Configuration for ATOM global
settings*/
    /*Configuration for Atom global
settings - GtmAtomCfg*/
   /*GtmAtomGlobalConf 0*/
      /*AtomTgcIntTrigRstCn0 value*/
      0x0000000U,
      /*AtomTgcActTb value */
      0x0000001U
    },
    /*GtmAtomGlobalConf 1*/
      /*AtomTgcIntTrigRstCn0 value*/
      0x0000000U,
      /*AtomTgcActTb value */
      0x0000001U
    /*GtmAtomGlobalConf 2*/
      /*AtomTgcIntTrigRstCn0 value*/
```



```
0x00000000U,
  /*AtomTgcActTb value */
  0x0000001U
},
/*GtmAtomGlobalConf 3*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
  /*AtomTgcActTb value */
  0x0000001U
/*GtmAtomGlobalConf 4*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
  /*AtomTgcActTb value */
  0x0000001U
},
/*GtmAtomGlobalConf 5*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
  /*AtomTgcActTb value */
  0x0000001U
/*GtmAtomGlobalConf_6*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
  /*AtomTqcActTb value */
  0x0000001U
},
/*GtmAtomGlobalConf_7*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
  /*AtomTgcActTb value */
  0x0000001U
/*GtmAtomGlobalConf 8*/
```



```
/*AtomTgcIntTrigRstCn0 value*/
      0x0000000U,
      /*AtomTgcActTb value */
      0x0000001U
    /*GtmAtomGlobalConf 9*/
      /*AtomTgcIntTrigRstCn0 value*/
      0x0000000U,
      /*AtomTgcActTb value */
      0x0000001U
    },
    /*GtmAtomGlobalConf 10*/
      /*AtomTgcIntTrigRstCn0 value*/
      0x0000000U,
      /*AtomTgcActTb value */
      0x0000001U
    /*GtmAtomGlobalConf 11*/
      /*AtomTgcIntTrigRstCn0 value*/
      0x0000000U,
      /*AtomTgcActTb value */
      0x0000001U
  /*Configuration for Gtm to Adc
trigger settings*/
   /*Configuration of Gtm Adc
trigger 0*/
    {
      /*GtmAdcOut0 value*/
      0x0000000U,
      /*GtmAdcOut1 value */
     U00000000U
    }, /*Configuration of Gtm Adc
trigger 1*/
```



```
/*GtmAdcOut0 value*/
      0x0000000U,
      /*GtmAdcOut1 value */
     U000000000U
   }, /*Configuration of Gtm Adc
trigger 2*/
      /*GtmAdcOut0 value*/
     0x0000000U,
      /*GtmAdcOut1 value */
     U000000000U
   }, /*Configuration of Gtm Adc
trigger 3*/
      /*GtmAdcOut0 value*/
     0x0000000U,
      /*GtmAdcOut1 value */
     0x0000000U
        /*Configuration of Gtm Adc
   },
trigger 4*/
     /*GtmAdcOut0 value*/
     0x0000000U,
      /*GtmAdcOut1 value */
      U00000000U
   }
 },
 /*Configuration for Gtm to Dsadc
trigger settings*/
   /*Configuration of Gtm Dsadc
trigger 0*/
      /*GtmDsadcOut0 value*/
     0x0000000U,
      /*GtmDsadcOut1 value */
     U00000000U
         /*Configuration of Gtm
Dsadc trigger 1*/
      /*GtmDsadcOut0 value*/
```



```
0x0000000U,
      /*GtmDsadcOut1 value */
      U000000000U
         /*Configuration of Gtm
Dsadc trigger 2*/
      /*GtmDsadcOut0 value*/
      0x0000000U,
      /*GtmDsadcOut1 value */
      0x0000000U
        /*Configuration of Gtm
   },
Dsadc trigger 3*/
      /*GtmDsadcOut0 value*/
      0x0000000U,
      /*GtmDsadcOut1 value */
      U0000000000U
   }
  },
  /*Configuration for Timer to Port
connections*/
   /*Configuration of ToutSel*/
    /*Toutsel 0 value*/
   0x00000004U,
   /*Toutsel 1 value*/
   0x00006400U,
   /*Toutsel 2 value*/
   0x0000000U,
   /*Toutsel 3 value*/
   0x0000000U,
    /*Toutsel 4 value*/
   0x0000000U,
    /*Toutsel 5 value*/
   0x0000000U,
   /*Toutsel 6 value*/
   0x0000000U,
   /*Toutsel 7 value*/
    0x0000000U,
    /*Toutsel 8 value*/
    0x0000000U,
```



/*Toutsel 9 value*/
0x0000000U,
/*Toutsel 10 value*/
0x0000000U,
/*Toutsel 11 value*/
0x0000000U,
/*Toutsel 12 value*/
0x0000000U,
/*Toutsel 13 value*/
0x0000000U,
/*Toutsel 14 value*/
0x00a00080U,
/*Toutsel 15 value*/
0x00050000U,
/*Toutsel 16 value*/
0x0000000U,
/*Toutsel 17 value*/
0x0000000U,
/*Toutsel 18 value*/
0x00080000U,
/*Toutsel 19 value*/
0x0000000U,
/*Toutsel 20 value*/
0x0000000U,
/*Toutsel 21 value*/
0x0000000U,
/*Toutsel 22 value*/
0x0000000U,
/*Toutsel 23 value*/
0x0000000U,
/*Toutsel 24 value*/
0x0000000U,
/*Toutsel 25 value*/
0x0000000U,
/*Toutsel 26 value*/
0x0000000U,
/*Toutsel 27 value*/
0x0000000U,
/*Toutsel 28 value*/
0x0000000U,



```
/*Toutsel 29 value*/
    0x0000000U,
   /*Toutsel 30 value*/
   0x0000000U,
   /*Toutsel 31 value*/
   0x0000000U,
   /*Toutsel 32 value*/
   0x0000000U,
    /*Toutsel 33 value*/
   0x0000000U
  /*Mask for TOUTSEL configuration.
SELx used will be generated as 0xF*/
   /*Toutsel 0 mask value*/
   0x0000000fU,
    /*Toutsel 1 mask value*/
   0x0000ff00U,
   /*Toutsel 2 mask value*/
   0x0000000U,
   /*Toutsel 3 mask value*/
   0x0000000U,
   /*Toutsel 4 mask value*/
   0x0000000U,
    /*Toutsel 5 mask value*/
   0x0000000U,
    /*Toutsel 6 mask value*/
   0x0000000U,
   /*Toutsel 7 mask value*/
   0x0000000U,
   /*Toutsel 8 mask value*/
   0x0000000U,
   /*Toutsel 9 mask value*/
   0x0000000U,
    /*Toutsel 10 mask value*/
   0x0000000U,
   /*Toutsel 11 mask value*/
   0x0000000U,
   /*Toutsel 12 mask value*/
    0x0000000U,
```



<pre>/*Toutsel 13 mask value*/</pre>
0x0000000U,
/*Toutsel 14 mask value*/
0x00f000f0U,
<pre>/*Toutsel 15 mask value*/</pre>
0x000f0000U,
<pre>/*Toutsel 16 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 17 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 18 mask value*/</pre>
0x000f0000U,
<pre>/*Toutsel 19 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 20 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 21 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 22 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 23 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 24 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 25 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 26 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 27 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 28 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 29 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 30 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 31 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 32 mask value*/</pre>
0x0000000U,

infineon

```
/*Toutsel 33 mask value*/
                            U00000000U
                          },
                          /*Configuration for Port to Timer
                       Connections*/
                            /*Configuration of TimInSel*/
                            /*TimInsel 0 value*/
                            0x00060402U,
                            /*TimInsel 1 value*/
                            0x0000000U,
                            /*TimInsel 2 value*/
                            0x00907000U,
                            /*TimInsel 3 value*/
                            0x0000000U,
                            /*TimInsel 4 value*/
                            0x0000000U,
                            /*TimInsel 5 value*/
                            0x00c0000aU,
                            /*TimInsel 6 value*/
                            0x0000000U,
                            /*TimInsel 7 value*/
                            0×0000000001
                          /*Configuration for TBU channel -
                       GtmTbuCfg (GtmTbuChannelConf)*/
                          0x0000000U,
                          /* TOM modules used configuration
                         0x0000U,
                          /* ATOM modules used configuration
                         0x0000U,
                         /* Gtm sleep mode configuration */
                          (boolean) FALSE
                        };
Configure GTM in
                       static const Mcu GtmConfigType
GtmGlobalConfiguration
                       Mcu kGtmConfiguration Config Petrol =
(variant aware. Variant name is
'Petrol')
                          /* Ptr to GTM clock configuration -
                        GtmClockCfgPtr */
```



```
&Mcu_kGtmClockConfigPtr_Config_Petrol
 /* Ptr to GTM cluster configuration
 GtmClusterCfgPtr */
Mcu kGtmClusterConfigPtr Config Petro
  /*Configuration for TOM global
settings*/
    /*Configuration for Tom global
settings - GtmTomCfg*/
    /*GtmTomGlobalConf 0*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x0000000U,
      /*TomTgcActTb value for
group0*/
      0x0000001U
    },
      /*TomTgcIntTrigRstCn1 value for
group1*/
      0x0000000U,
      /*TomTqcActTb value for
group1*/
      0x0000001U
    },
    /*GtmTomGlobalConf 1*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x0000000U,
      /*TomTgcActTb value for
group0*/
      0x0000001U
    },
      /*TomTgcIntTrigRstCn1 value for
group1*/
      0x0000000U,
```

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
/*TomTqcActTb value for
group1*/
      0x0000001U
    },
   /*GtmTomGlobalConf 2*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x0000000U,
      /*TomTqcActTb value for
group0*/
      0x0000001U
    },
      /*TomTgcIntTrigRstCn1 value for
group1*/
      0x0000000U,
      /*TomTqcActTb value for
group1*/
      0x0000001U
   /*GtmTomGlobalConf 3*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x0000000U,
      /*TomTgcActTb value for
group0*/
      0x0000001U
    },
      /*TomTqcIntTriqRstCn1 value for
group1*/
      0x0000000U,
      /*TomTgcActTb value for
group1*/
      0x0000001U
   /*GtmTomGlobalConf 4*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x0000000U,
```

infineon

```
/*TomTgcActTb value for
group0*/
      0x0000001U
   },
      /*TomTgcIntTrigRstCn1 value for
group1*/
      0x0000000U,
      /*TomTgcActTb value for
group1*/
      0x0000001U
    },
   /*GtmTomGlobalConf 5*/
      /*TomTgcIntTrigRstCn0 value for
group0*/
      0x0000000U,
      /*TomTqcActTb value for
group0*/
      0x0000001U
    },
      /*TomTgcIntTrigRstCn1 value for
group1*/
      0x0000000U,
      /*TomTgcActTb value for
group1*/
      0x0000001U
    }
  /*Configuration for ATOM global
settings*/
   /*Configuration for Atom global
settings - GtmAtomCfq*/
   /*GtmAtomGlobalConf 0*/
      /*AtomTgcIntTrigRstCn0 value*/
      0x0000000U,
      /*AtomTgcActTb value */
      0x0000001U
```



```
},
/*GtmAtomGlobalConf 1*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
  /*AtomTgcActTb value */
  0x0000001U
},
/*GtmAtomGlobalConf_2*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
  /*AtomTgcActTb value */
  0x0000001U
/*GtmAtomGlobalConf_3*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
  /*AtomTqcActTb value */
  0x0000001U
},
/*GtmAtomGlobalConf_4*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
  /*AtomTgcActTb value */
  0x0000001U
/*GtmAtomGlobalConf 5*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
  /*AtomTgcActTb value */
  0x0000001U
},
/*GtmAtomGlobalConf 6*/
  /*AtomTgcIntTrigRstCn0 value*/
  0x0000000U,
```



```
/*AtomTgcActTb value */
    0x0000001U
  },
 /*GtmAtomGlobalConf 7*/
    /*AtomTgcIntTrigRstCn0 value*/
    0x0000000U,
    /*AtomTgcActTb value */
    0x0000001U
  },
 /*GtmAtomGlobalConf 8*/
    /*AtomTgcIntTrigRstCn0 value*/
    0x0000000U,
    /*AtomTgcActTb value */
    0x0000001U
  },
 /*GtmAtomGlobalConf 9*/
    /*AtomTgcIntTrigRstCn0 value*/
   0x0000000U,
    /*AtomTgcActTb value */
   0x0000001U
 /*GtmAtomGlobalConf 10*/
    /*AtomTgcIntTrigRstCn0 value*/
    0x0000000U,
    /*AtomTgcActTb value */
    0x0000001U
  },
 /*GtmAtomGlobalConf 11*/
    /*AtomTgcIntTrigRstCn0 value*/
    0x0000000U,
    /*AtomTgcActTb value */
    0x0000001U
 }
},
```



```
/*Configuration for Gtm to Adc
trigger settings*/
   /*Configuration of Gtm Adc
trigger 0*/
      /*GtmAdcOut0 value*/
     0x0000000U,
      /*GtmAdcOut1 value */
     U000000000U
        /*Configuration of Gtm Adc
trigger 1*/
      /*GtmAdcOut0 value*/
     0x0000000U,
      /*GtmAdcOut1 value */
     U00000000U
        /*Configuration of Gtm Adc
   },
trigger 2*/
     /*GtmAdcOut0 value*/
     0x0000000U,
      /*GtmAdcOut1 value */
     U00000000U
         /*Configuration of Gtm Adc
    },
trigger 3*/
   {
     /*GtmAdcOut0 value*/
     0x0000000U,
      /*GtmAdcOut1 value */
     0x0000000U
        /*Configuration of Gtm Adc
   } ,
trigger 4*/
     /*GtmAdcOut0 value*/
      0x0000000U,
      /*GtmAdcOut1 value */
     U00000000U
   }
  /*Configuration for Gtm to Dsadc
trigger settings*/
```

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
/*Configuration of Gtm Adc
trigger 0*/
    {
     /*GtmAdcOut0 value*/
     0x0000000U,
      /*GtmAdcOut1 value */
     0x0000000U
        /*Configuration of Gtm Adc
   },
trigger 1*/
     /*GtmAdcOut0 value*/
      0x0000000U,
      /*GtmAdcOut1 value */
     U000000000U
        /*Configuration of Gtm Adc
    },
trigger 2*/
      /*GtmAdcOut0 value*/
     0x0000000U,
      /*GtmAdcOut1 value */
     U00000000U
        /*Configuration of Gtm Adc
trigger 3*/
     /*GtmAdcOut0 value*/
     0x0000000U,
      /*GtmAdcOut1 value */
     0x0000000U
   },
  },
  /*Configuration for Gtm to Dsadc
trigger settings*/
   /*Configuration of Gtm Dsadc
trigger 0*/
      /*GtmDsadcOut0 value*/
      0x0000000U,
      /*GtmDsadcOut1 value */
      0x0000000U
          /*Configuration of Gtm
```



```
Dsadc trigger 1*/
      /*GtmDsadcOut0 value*/
     0x0000000U,
      /*GtmDsadcOut1 value */
     0x0000000U
        /*Configuration of Gtm
Dsadc trigger 2*/
      /*GtmDsadcOut0 value*/
     0x0000000U,
      /*GtmDsadcOut1 value */
      U00000000U
         /*Configuration of Gtm
Dsadc trigger 3*/
      /*GtmDsadcOut0 value*/
      0x0000000U,
      /*GtmDsadcOut1 value */
      U00000000U
   }
  /*Configuration for Timer to Port
connections*/
   /*Configuration of ToutSel*/
   /*Toutsel 0 value*/
   0x00000004U,
   /*Toutsel 1 value*/
   0x00006400U,
   /*Toutsel 2 value*/
   0x0000000U,
    /*Toutsel 3 value*/
   0x0000000U,
   /*Toutsel 4 value*/
   0x0000000U,
   /*Toutsel 5 value*/
    0x0000000U,
    /*Toutsel 6 value*/
    0x0000000U,
    /*Toutsel 7 value*/
```



0x0000000U,
/*Toutsel 8 value*/
0x0000000U,
<pre>/*Toutsel 9 value*/</pre>
0x0000000U,
<pre>/*Toutsel 10 value*/</pre>
0x0000000U,
<pre>/*Toutsel 11 value*/</pre>
0x0000000U,
/*Toutsel 12 value*/
0x0000000U,
/*Toutsel 13 value*/
0x0000000U,
<pre>/*Toutsel 14 value*/</pre>
0x00a00080U,
<pre>/*Toutsel 15 value*/</pre>
0x00050000U,
<pre>/*Toutsel 16 value*/</pre>
0x0000000U,
<pre>/*Toutsel 17 value*/</pre>
0x0000000U,
<pre>/*Toutsel 18 value*/</pre>
0x00080000U,
/*Toutsel 19 value*/
0x0000000U,
/*Toutsel 20 value*/
0x0000000U,
/*Toutsel 21 value*/
0x0000000U,
/*Toutsel 22 value*/
0x0000000U,
/*Toutsel 23 value*/
0x0000000U,
/*Toutsel 24 value*/
0x0000000U,
/*Toutsel 25 value*/
0x0000000U,
<pre>/*Toutsel 26 value*/</pre>
0x0000000U,
<pre>/*Toutsel 27 value*/</pre>



```
0x0000000U,
   /*Toutsel 28 value*/
   0x0000000U,
    /*Toutsel 29 value*/
   0x0000000U,
   /*Toutsel 30 value*/
   0x0000000U,
    /*Toutsel 31 value*/
   0x0000000U,
    /*Toutsel 32 value*/
   0x0000000U,
   /*Toutsel 33 value*/
   0x0000000U
  },
  /*Mask for TOUTSEL configuration.
SELx used will be generated as 0xF*/
   /*Toutsel 0 mask value*/
   0x000000fU,
   /*Toutsel 1 mask value*/
   0x0000ff00U,
   /*Toutsel 2 mask value*/
   0x0000000U,
   /*Toutsel 3 mask value*/
   0x0000000U,
    /*Toutsel 4 mask value*/
   0x0000000U,
   /*Toutsel 5 mask value*/
   0x0000000U,
   /*Toutsel 6 mask value*/
   0x0000000U,
   /*Toutsel 7 mask value*/
   0x0000000U,
    /*Toutsel 8 mask value*/
   0x0000000U,
    /*Toutsel 9 mask value*/
   0x0000000U,
   /*Toutsel 10 mask value*/
   0x0000000U,
    /*Toutsel 11 mask value*/
```



0x0000000U,
<pre>/*Toutsel 12 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 13 mask value*/</pre>
0x0000000U,
/*Toutsel 14 mask value*/
0x00f000f0U,
<pre>/*Toutsel 15 mask value*/</pre>
0x000f0000U,
<pre>/*Toutsel 16 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 17 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 18 mask value*/</pre>
0x000f0000U,
<pre>/*Toutsel 19 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 20 mask value*/</pre>
0x0000000U,
/*Toutsel 21 mask value*/
0x0000000U,
<pre>/*Toutsel 22 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 23 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 24 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 25 mask value*/</pre>
0x00000000U,
<pre>/*Toutsel 26 mask value*/</pre>
0x00000000U,
<pre>/*Toutsel 27 mask value*/</pre>
0x0000000U,
<pre>/*Toutsel 28 mask value*/</pre>
0x0000000U,
/*Toutsel 29 mask value*/
0x0000000U,
/*Toutsel 30 mask value*/
0x0000000U,
<pre>/*Toutsel 31 mask value*/</pre>



```
0x0000000U,
   /*Toutsel 32 mask value*/
   0x0000000U,
   /*Toutsel 33 mask value*/
   0x0000000U
/*Configuration for Port to Timer
Connections*/
   /*Configuration of TimInSel*/
   /*TimInsel 0 value*/
   0x00060402U,
   /*TimInsel 1 value*/
   0x0000000U,
   /*TimInsel 2 value*/
   0x00907000U,
    /*TimInsel 3 value*/
   0x0000000U,
   /*TimInsel 4 value*/
   0x0000000U,
   /*TimInsel 5 value*/
   0x00c0000aU,
   /*TimInsel 6 value*/
   0x0000000U,
   /*TimInsel 7 value*/
   0x0000000U
 },
  /*Configuration for TBU channel -
GtmTbuCfg (GtmTbuChannelConf)*/
 0x011400aaU,
 /* TOM modules used configuration
 0x0000U,
 /* ATOM modules used configuration
 0x0000U,
 /* Gtm sleep mode configuration */
  (boolean) FALSE
};
```



Mcu driver

1.3.7.1 Member: Mcu_kGtmClockConfigPtr_Config[_<variant>]

Table 191 Mcu_kGtmClockConfigPtr_Config[_<variant>]

Name	Mcu_kGtmClockConfigPtr_ Config[_ <variant>]</variant>	
Туре	Mcu_GtmClockSettingType	
Description	Pointer to GTM clock configurat	ion structure
Verification method	The generated structure member is present in the Mcu_kGtmConfiguration_Config[_ <variant>] structure. It is always generated as pointer to Mcu_GtmClockSettingType structure (&Mcu_kGtmClockConfigPtr_Config[_<variant>])</variant></variant>	
Example(s)	Action	Generated output
	Generate Mcu_PBcfg.c (variant unaware)	<pre>/* Ptr to GTM clock configuration - GtmClockCfgPtr */ &Mcu_kGtmClockConfigPtr_Config,</pre>
	Generate Mcu_PBcfg.c (variant aware, variant name is Petrol)	<pre>/* Ptr to GTM clock configuration - GtmClockCfgPtr */ &Mcu_kGtmClockConfigPtr_Config_Petrol ,</pre>

1.3.7.2 Member: Mcu_kGtmClusterConfigPtr_ Config[_<variant>]

Table 192 Mcu_kGtmClusterConfigPtr_Config[_<variant>]

Table 192 Mcu_Kotinctuster Comgr ti_ Comg[variant/]		
Name	Mcu_kGtmClusterConfigPtr_Config[_ <variant>]</variant>	
Туре	Mcu_GtmClusterConfigType	
Description	Pointer to GTM cluster configuration structure	
Verification method	The generated structure member is present in the Mcu_kGtmConfiguration_Config[_ <variant>] structure. It is always generated as pointer to Mcu_GtmClusterConfigType (&Mcu_GtmClusterConfigType_ Config[_<variant>])</variant></variant>	
	comgr_ ranant j/	
Example(s)	Action	Generated output
Example(s)	5.	<pre>Generated output /* Ptr to GTM cluster configuration - GtmClusterCfgPtr */ Mcu_kGtmClusterConfigPtr_Config,</pre>

1.3.7.3 Member: GtmTomCfg[MCU_GTM_NO_OF_TOM_AVAILABLE * 2]

Table 193 GtmTomCfg[MCU_GTM_NO_OF_TOM_AVAILABLE * 2]

Name	GtmTomCfg[MCU_GTM_NO_OF_TOM_AVAILABLE * 2]



Mcu driver

Туре	Mcu_GtmTomConfigType		
Description	Array to store GTM Tom global (Configurations	
Verification method	The array is generated with a size	ze of number of TGCs available.	
	First element is generated base	d on:	
	 ConfigVal = ConfigVal (0x2 << (TomChannelId*2)) if TomChannelId < 8 and GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomChannelConf/ GtmTomChInternalTriggerEnable is set to True. ConfigVal = ConfigVal (0x2 << ((TomChannelId - 8)*2)) if TomChannelId > 8 and GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomChannelConf/ GtmTomChInternalTriggerEnable is set to True. ConfigVal = ConfigVal (0x2 << (TomChannelId*2 + 16)) if TomChannelId < 8 and GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomChannelConf/ GtmTomChResetCn0OnTriggerEnable is set to True. ConfigVal = ConfigVal (0x2 << ((TomChannelId - 8)*2 + 16)) if TomChannelId > 8 and GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomChannelConf/ GtmTomChResetCn0OnTriggerEnable is set to True. 		
	Second element is generated ba	ased on:	
	Bits 0-23 are configured base GtmTomGroupConf/ GtmTon	ed on GtmGlobalConfiguration/ GtmTomGlobalConf/ mActionTimeBaseValue	
	 Bits 24-25 are configured based on numeric value suffixed after '_TS' keyword i GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomGroupConf/ GtmTomActionTimeBaseSelection Others bits are set to 0 always. 		
Example(s)	Action	Generated output	
	GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomChannelConf/ GtmTomChInternalTriggerEna ble for channels 0-5 = True	<pre>/*Configuration for Tom global settings - GtmTomCfg*/ /*GtmTomGlobalConf_0*/ {</pre>	
	GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomChannelConf/ GtmTomChInternalTriggerEna ble for channels 6-7 = False	/*TomTgcIntTrigRstCn0 value for group0*/ 0xaaaa0000U, /*TomTgcActTb value for group0*/	
	GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomChannelConf/ GtmTomChInternalTriggerEna ble for channels 8-15 = True	<pre>0x0400ffffU }, { /*TomTgcIntTrigRstCn1 value for</pre>	
	GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomChannelConf/ GtmTomChResetCn0OnTrigger	group1*/ 0x0aaaa000U, /*TomTgcActTb value for group1*/	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
0x00003039U
Enable for channels 0-5 = False
                                },
GtmGlobalConfiguration/
GtmTomGlobalConf/
GtmTomChannelConf/
GtmTomChResetCn0OnTrigger
Enable for channels 6-7 = True
GtmGlobalConfiguration/
GtmTomGlobalConf/
GtmTomChannelConf/
GtmTomChResetCn0OnTrigger
Enable for channels 8-15 =
False
GtmGlobalConfiguration/
GtmTomGlobalConf/
GtmTomGroupConf/
GtmTomActionTimeBaseValue
= 12345
GtmGlobalConfiguration/
GtmTomGlobalConf/
GtmTomGroupConf/
GtmTomActionTimeBaseSelec
tion = TOM_ACT_TB_TBU_TS0
                            /*Configuration for Tom global
GtmGlobalConfiguration/
                           settings - GtmTomCfg*/
GtmTomGlobalConf/
GtmTomChannelConf/
GtmTomChInternalTriggerEna
                                /*GtmTomGlobalConf 0*/
ble for channels 0-5 = False
GtmGlobalConfiguration/
                                   /*TomTqcIntTriqRstCn0 value for
GtmTomGlobalConf/
                           group0*/
GtmTomChannelConf/
                                   0x0000aaaaU,
GtmTomChInternalTriggerEna
                                   /*TomTqcActTb value for
ble for channels 6-7 = True
                           group0*/
GtmGlobalConfiguration/
                                   0x0400ffffU
GtmTomGlobalConf/
                                },
GtmTomChannelConf/
                                {
GtmTomChInternalTriggerEna
                                   /*TomTqcIntTriqRstCn1 value for
ble for channels 8-15 = False
                           group1*/
GtmGlobalConfiguration/
                                   0xa0000aaaU,
GtmTomGlobalConf/
                                   /*TomTgcActTb value for
GtmTomChannelConf/
                           group1*/
GtmTomChResetCn0OnTrigger
                                   0x0000001U
Enable for channels 0-5 = True
```

GtmGlobalConfiguration/ GtmTomGlobalConf/ },

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

GtmTomChannelConf/ GtmTomChResetCn0OnTrigger Enable for channels 6-7 = False GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomChannelConf/ GtmTomChResetCn0OnTrigger Enable for channels 8-15 = True GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomGroupConf/ **GtmTomActionTimeBaseValue** = 65535 GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomGroupConf/ GtmTomActionTimeBaseSelec tion = TOM_ACT_TB_TBU_TS2

1.3.7.4 Member: GtmAtomCfg[MCU_GTM_NO_OF_ATOM_AVAILABLE]

Table 194 GtmAtomCfg[MCU_GTM_NO_OF_ATOM_AVAILABLE]

GtmAtomGlobalConf/

	<u> </u>	-	
Name	GtmAtomCfg[MCU_GTM_NO_OF_ATOM_AVAILABLE]		
Туре	Mcu_GtmAtomConfigType		
Description	Array to store GTM Atom global Configurations		
Verification method	First element is generated base	ed on:	
	• ConfigVal = ConfigVal (0x2 << (AtomChannelId*2)) if GtmGlobalConfiguration/ GtmAtomGlobalConf/ GtmAtomChannelConf/ GtmAtomChInternalTriggerEnab set to True.		
	 ConfigVal = ConfigVal (0x2 << (TomChannelId*2 + 16)) if GtmGlobalConfiguration/ GtmAtomGlobalConf/ GtmAtomChannelConf/ GtmAtomChResetCn0OnTriggerEnable is set to True. 		
	Second element is generated based on:		
	Bits 0-23 are configured based on GtmGlobalConfiguration/ GtmAtomGlobalConf/ GtmAtomGroupConf/ GtmAtomActionTimeBaseValue		
	 Bits 24-25 are configured based on numeric value suffixed after '_TS' keyword in GtmGlobalConfiguration/ GtmAtomGlobalConf/ GtmAtomGroupConf/ GtmAtomActionTimeBaseSelection Others bits are set to 0 always. 		
Example(s)	Action	Generated output	
	GtmGlobalConfiguration/	/*Configuration for Atom global	

settings -

GtmAtomCfg*/

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
GtmAtomChInternalTriggerEn able for channels 0-5 = True
```

GtmGlobalConfiguration/ GtmAtomGlobalConf/ GtmAtomChannelConf/ GtmAtomChInternalTriggerEn able for channels 6-7 = False

GtmGlobalConfiguration/
GtmAtomGlobalConf/
GtmAtomChannelConf/
GtmAtomChResetCn0OnTrigge
rEnable for channels 0-5 =
False

GtmGlobalConfiguration/ GtmAtomGlobalConf/ GtmAtomChannelConf/ GtmAtomChResetCn0OnTrigge rEnable for channels 6-7 = True

GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomGroupConf/ GtmTomActionTimeBaseValue = 12345

GtmGlobalConfiguration/
GtmTomGlobalConf/
GtmTomGroupConf/
GtmTomActionTimeBaseSelec
tion =
ATOM_ACT_TB_TBU_TS0

```
/*GtmAtomGlobalConf_0*/
{
   /*AtomTgcIntTrigRstCn0 value*/
   0x0aaaa000U,
   /*AtomTgcActTb value */
   0x00003039U
},
```

```
GtmGlobalConfiguration/
GtmAtomGlobalConf/
GtmAtomChannelConf/
GtmAtomChInternalTriggerEn
able for channels 0-5 = False
```

GtmGlobalConfiguration/ GtmAtomGlobalConf/ GtmAtomChannelConf/ GtmAtomChInternalTriggerEn able for channels 6-7 = True

GtmGlobalConfiguration/ GtmAtomGlobalConf/ GtmAtomChannelConf/ GtmAtomChResetCn0OnTrigge

```
/*Configuration for Atom global
settings - GtmAtomCfg*/

/*GtmAtomGlobalConf_0*/
{
    /*AtomTgcIntTrigRstCn0 value*/
    0xa0000aaaU,
    /*AtomTgcActTb value */
    0x0400ffffU
},
```



Mcu driver

rEnable for channels 0-5 = True GtmGlobalConfiguration/ GtmAtomGlobalConf/ GtmAtomChannelConf/ GtmAtomChResetCn0OnTrigge rEnable for channels 6-7 = False	
GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomGroupConf/ GtmTomActionTimeBaseValue = 65535	
GtmGlobalConfiguration/ GtmTomGlobalConf/ GtmTomGroupConf/ GtmTomActionTimeBaseSelec tion = ATOM_ACT_TB_TBU_TS2	

1.3.7.5 Member: GtmAdcTrigCfg[MCU_NO_OF_GTM_ADC_TRIGGER]

Table 195 GtmAdcTrigCfg[MCU_NO_OF_GTM_ADC_TRIGGER]

Name	GtmAdcTrigCfg[MCU_NO_OF_GTM_ADC_TRIGGER]		
Туре	Mcu_GtmAdcTrigType		
Description	Array to store GTM to ADC trigger configurations		
Verification method	The member is generated based on following algorithm:		
	AdcNo = numeric value suffixed after 'Adc_' keyword in GtmGlobalConfiguration/GtmTrrigerForAdc		
	Value = numeric value suffixed after '_' keyword in GtmGlobalConfiguration/ GtmTrrigerForAdc_(AdcNo)/ GtmAdcTriggerSelect		
	First element is generated as (Value << (4*AdcNo)). First element holds the value of SEL0 – SEL7 of Trigger0		
	Second element is generated as (Value << (4*AdcNo) - 32). Second element holds the value of SEL0 – SEL3 of Trigger1		
Example(s)	Action	Generated output	
	GtmGlobalConfiguration/ GtmTrrigerForAdc_0/ GtmAdcTrigger0Select = TRIG_3	<pre>/*Configuration of Gtm Adc trigger 0*/ { /*GtmAdcOut0 value*/</pre>	
	GtmGlobalConfiguration/ GtmTrrigerForAdc_10/ GtmAdcTrigger0Select =	0x0000003U, /*GtmAdcOut1 value */	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





TRIG_3	0x00000300U
	},
GtmGlobalConfiguration/ GtmTrrigerForAdc_6/ GtmAdcTrigger0Select = TRIG_10	<pre>/*Configuration for Gtm to Adc trigger settings*/ { /*Configuration of Gtm Adc</pre>
GtmGlobalConfiguration/ GtmTrrigerForAdc_11/ GtmAdcTrigger0Select = TRIG_5	<pre>trigger 0*/</pre>
	},

1.3.7.6 Member: GtmDsadcTrigCfg[MCU_NO_OF_GTM_DSADC_TRIGGER]

Table 196 GtmDsadcTrigCfg[MCU_NO_OF_GTM_DSADC_TRIGGER]

Name	GtmDsadcTrigCfg[MCU_NO_OF_GTM_DSADC_TRIGGER]		
Туре	Mcu_GtmDsadcTrigType		
Description	Array to store GTM to DSADC trigger configurations		
Verification method	The member is generated based on following algorithm: DsadcNo = numeric value suffixed after 'Dsadc_' keyword in GtmGlobalConfiguration/		
	GtmTrrigerForDsadc Value = numeric value suffixed after 'TRIG_' keyword in GtmGlobalConfiguration/ GtmTrrigerForDsadc_(DsadcNo)/ GtmDsadcTrigger[x]Select (where x:0-3) First element is generated as (Value << (4*DsadcNo)). First element holds the value of SEL0 – SEL7 Second element is generated as (Value << (4*DsadcNo) - 32). Second element holds the value of SEL8 – SEL13		
Example(s)	Action	Generated output	
Example(s)	Action GtmGlobalConfiguration/ GtmTriggerForDsadc_0/ GtmDsadcTrigger0Select =	/*Configuration of Gtm to Dsadc trigger 0*/	
Example(s)	Action GtmGlobalConfiguration/ GtmTriggerForDsadc_0/	/*Configuration of Gtm to Dsadc	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





1.3.7.7 Member: GtmToutSelCfg[MCU_GTM_NO_OF_TOUTSEL_AVAILABLE]

Table 197 GtmToutSelCfg[MCU_GTM_NO_OF_TOUTSEL_AVAILABLE]

Table 197 GtmToutSelCfg[MCU_GTM_NO_OF_TOUTSEL_AVAILABLE]			
Name	GtmToutSelCfg[MCU_GTM_NO_OF_TOUTSEL_AVAILABLE]		
Туре	uint32		
Description	Array to store Gtm to port pin connection configuration		
Verification method	The member is generated based on following algorithm: A loop is run for number of TOUTSEL registers available in the hardware. A second loop is run for the number of Gtm to port pins configured. The values are generated based on the selections in "GtmGlobalConfiguration/GtmTomGlobalConf_x/GtmTomChannelConf_y/GtmTimerPortPinSelect" and "GtmGlobalConfiguration/GtmAtomGlobalConf_x/GtmAtomChannelConf_y/GtmTimerPortPinSelect". The value of 'x' specifies the TOM/ATOM module number and the value of 'y' specifies the channel number.		
	TOUTSEL register number and SEL number is extracted from the selection based on following algorithm:		
	TOUTSEL register index value = (Numeric value after "TOUT" and before "_SEL") / 8 SEL number = (Numeric value after "TOUT" and before "_SEL") % 8 If the TOUTSEL register index value is equal to first loop's count value is generated based on following algorithm:		
	SelValue = Numeric value after "SEL[x]_" and before "_PORT" where [x]: A-L		
	SelIndex = SEL number * 4		
	TOUTSEL register value = TOUTSEL register value (SelValue << SelIndex)		
	The value of 'NONE' is programmed as 0.		
Example(s)	Action	Generated output	
	GtmGlobalConfiguration/GtmT omGlobalConf_0/GtmTomCha nnelConf_0/	/*Configuration for Timer to Port connections*/	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
/*Configuration of ToutSel*/
GtmTimerPortPinSelect =
TOUTO SELE 4 PORTO2 PINO
                              /*Toutsel 0 value*/
                              0x0000004U,
GtmGlobalConfiguration/GtmT
omGlobalConf_0/GtmTomCha
                              /*Toutsel 1 value*/
nnelConf_1/
                              0x00006400U,
GtmTimerPortPinSelect =
                              /*Toutsel 2 value*/
TOUT10 SELE 4 PORT00 PIN
                              0x0000000U,
                              /*Toutsel 3 value*/
GtmGlobalConfiguration/GtmT
                              0x0000000U,
omGlobalConf_0/GtmTomCha
nnelConf_4/
                              /*Toutsel 4 value*/
GtmTimerPortPinSelect =
                              0x0000000U,
TOUT124_SELF_5_PORT11_PI
                              /*Toutsel 5 value*/
N8
                              0x0000000U,
GtmGlobalConfiguration/GtmT
                              /*Toutsel 6 value*/
omGlobalConf_0/GtmTomCha
                              0x0000000U,
nnelConf_5/
GtmTimerPortPinSelect =
                              /*Toutsel 7 value*/
TOUT11_SELG_6_PORT00_PIN
                              0x0000000U,
                              /*Toutsel 8 value*/
GtmGlobalConfiguration/GtmA
                              0x0000000U,
tomGlobalConf_0/GtmAtomCh
                              /*Toutsel 9 value*/
annelConf_1/
                              0x0000000U,
GtmTimerPortPinSelect =
TOUT113_SELI_8_PORT01_PIN
                              /*Toutsel 10 value*/
                              0x0000000U,
GtmGlobalConfiguration/GtmA
                              /*Toutsel 11 value*/
tomGlobalConf_0/GtmAtomCh
                              0x0000000U,
annelConf_2/
                              /*Toutsel 12 value*/
GtmTimerPortPinSelect =
                              0x0000000U,
TOUT117_SELK_10_PORT02_P
IN10
                              /*Toutsel 13 value*/
                              0x0000000U,
GtmGlobalConfiguration/GtmA
tomGlobalConf_0/GtmAtomCh
                              /*Toutsel 14 value*/
annelConf_5/
                              0x00a00080U,
GtmTimerPortPinSelect =
                              /*Toutsel 15 value*/
TOUT148_SELI_8_PORT34_PIN
                              0x00050000U,
3
                              /*Toutsel 16 value*/
Rest all are set to NONE
                              0x0000000U,
                              /*Toutsel 17 value*/
                              0x0000000U,
                              /*Toutsel 18 value*/
                              0x00080000U,
```

/*Toutsel 19 value*/

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
0x0000000U,
                            /*Toutsel 20 value*/
                            0x0000000U,
                            /*Toutsel 21 value*/
                            0x0000000U,
                            /*Toutsel 22 value*/
                            0x0000000U,
                            /*Toutsel 23 value*/
                            0x0000000U,
                            /*Toutsel 24 value*/
                            0x0000000U,
                            /*Toutsel 25 value*/
                            0x0000000U,
                            /*Toutsel 26 value*/
                            0x0000000U,
                            /*Toutsel 27 value*/
                            0x0000000U,
                            /*Toutsel 28 value*/
                            0x0000000U,
                            /*Toutsel 29 value*/
                            0x0000000U,
                            /*Toutsel 30 value*/
                            0x0000000U,
                            /*Toutsel 31 value*/
                            0x0000000U,
                            /*Toutsel 32 value*/
                            0x0000000U,
                            /*Toutsel 33 value*/
                            0x0000000U
                        /*Configuration for Timer to Port
GtmGlobalConfiguration/GtmT
                        connections*/
omGlobalConf_0/GtmTomCha
nnelConf_0/
GtmTimerPortPinSelect =
                            /*Configuration of ToutSel*/
TOUT0_SELE_4_PORT02_PIN0
                            /*Toutsel 0 value*/
GtmGlobalConfiguration/GtmT
                            0x0000004U,
omGlobalConf_0/GtmTomCha
                            /*Toutsel 1 value*/
nnelConf 1/
                            0x00000400U,
GtmTimerPortPinSelect =
                            /*Toutsel 2 value*/
TOUT10_SELE_4_PORT00_PIN
                            0x0000000U,
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family





/*Toutsel 3 value*/ GtmGlobalConfiguration/GtmT omGlobalConf_2/GtmTomCha nnelConf_15/ GtmTimerPortPinSelect = TOUT37_SELB_1_PORT32_PIN 1 GtmGlobalConfiguration/GtmT omGlobalConf_5/GtmTomCha nnelConf_7/ GtmTimerPortPinSelect = TOUT213_SELB_1_PORT25_PI N7 GtmGlobalConfiguration/GtmA tomGlobalConf_0/GtmAtomCh annelConf_1/ GtmTimerPortPinSelect = TOUT113_SELI_8_PORT01_PIN GtmGlobalConfiguration/GtmA tomGlobalConf_0/GtmAtomCh annelConf 2/ GtmTimerPortPinSelect = TOUT117_SELK_10_PORT02_P **IN10** GtmGlobalConfiguration/GtmA tomGlobalConf_2/GtmAtomCh annelConf_2/ GtmTimerPortPinSelect = TOUT106 SELK 10 PORT10 P IN4 Rest all are set to NONE

```
0x0000000U,
/*Toutsel 4 value*/
0x00100000U,
/*Toutsel 5 value*/
0x0000000U,
/*Toutsel 6 value*/
0x0000000U,
/*Toutsel 7 value*/
0x0000000U,
/*Toutsel 8 value*/
0x0000000U,
/*Toutsel 9 value*/
0x0000000U,
/*Toutsel 10 value*/
0x0000000U,
/*Toutsel 11 value*/
0x0000000U,
/*Toutsel 12 value*/
0x0000000U,
/*Toutsel 13 value*/
0x00000a00U,
/*Toutsel 14 value*/
0x00a00080U,
/*Toutsel 15 value*/
0x0000000U,
/*Toutsel 16 value*/
0x0000000U,
/*Toutsel 17 value*/
0x0000000U,
/*Toutsel 18 value*/
0x0000000U,
/*Toutsel 19 value*/
0x0000000U,
/*Toutsel 20 value*/
0x0000000U,
/*Toutsel 21 value*/
0x0000000U,
/*Toutsel 22 value*/
0x0000000U,
```



Mcu driver

/*Toutsel 23 value*/
0x0000000U,
/*Toutsel 24 value*/
0x0000000U,
/*Toutsel 25 value*/
0x0000000U,
/*Toutsel 26 value*/
0x00100000U,
/*Toutsel 27 value*/
0x0000000U,
/*Toutsel 28 value*/
0x0000000U,
/*Toutsel 29 value*/
0x0000000U,
/*Toutsel 30 value*/
0x0000000U,
/*Toutsel 31 value*/
0x0000000U,
/*Toutsel 32 value*/
0x0000000U,
/*Toutsel 33 value*/
0x0000000U
}

1.3.7.8 Member: GtmToutSelCfgMsk[MCU_GTM_NO_OF_TOUTSEL_AVAILABLE]

Table 198 GtmToutSelCfgMsk[MCU_GTM_NO_OF_TOUTSEL_AVAILABLE]

Name	GtmToutSelCfgMsk[MCU_GTM_NO_OF_TOUTSEL_AVAILABLE]	
Туре	uint32	
Description	Array to store mask for used Gtm to port pin connection configuration	
Verification method	The member is generated based on following algorithm:	
	A loop is run for number of TOUTSEL registers available in the hardware. A second loop is run for the number of Gtm to port pins configured.	
	The values are generated based on the selections in "GtmGlobalConfiguration/GtmTomGlobalConf_x/GtmTomChannelConf_y/GtmTimerPortPinSelect" and "GtmGlobalConfiguration/GtmAtomGlobalConf_x/GtmAtomChannelConf_y/GtmTimerPortPinSelect". The value of 'x' specifies the TOM/ATOM module number and the value of 'y' specifies the channel number.	
	TOUTSEL register number and SEL number is extracted from the selection based on	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





following algorithm:

TOUTSEL register index value = (Numeric value after "TOUT" and before "_SEL") / 8

SEL number = (Numeric value after "TOUT" and before "_SEL") % 8

If the TOUTSEL register index value is equal to first loop's count value is generated based on following algorithm:

SelValue = 0xf

SelIndex = SEL number * 4

TOUTSEL register value = TOUTSEL register value | (SelValue << SelIndex)

The value of 'NONE' is programmed as 0.

Example(s)

Action

N8

Generated output

GtmGlobalConfiguration/GtmT omGlobalConf_0/GtmTomCha nnelConf_0/ GtmTimerPortPinSelect =

TOUT0_SELE_4_PORT02_PIN0
GtmGlobalConfiguration/GtmT

omGlobalConf_0/GtmTomCha nnelConf_1/ GtmTimerPortPinSelect = TOUT10_SELE_4_PORT00_PIN 1

GtmGlobalConfiguration/GtmT omGlobalConf_0/GtmTomCha nnelConf_4/ GtmTimerPortPinSelect = TOUT124_SELF_5_PORT11_PI

GtmGlobalConfiguration/GtmT omGlobalConf_0/GtmTomCha nnelConf_5/

GtmTimerPortPinSelect = TOUT11_SELG_6_PORT00_PIN 2

GtmGlobalConfiguration/GtmA tomGlobalConf_0/GtmAtomCh annelConf_1/ GtmTimerPortPinSelect = TOUT113_SELI_8_PORT01_PIN

GtmGlobalConfiguration/GtmA tomGlobalConf_0/GtmAtomCh annelConf_2/

```
/*Mask for TOUTSEL configuration. SELx used will be generated as 0xF*/
```

```
/*Toutsel 0 mask value*/
0x0000000fU,
```

/*Toutsel 1 mask value*/

0x0000ff00U,

/*Toutsel 2 mask value*/

0x00000000U,

/*Toutsel 3 mask value*/

0x0000000U,

/*Toutsel 4 mask value*/

0x0000000U,

/*Toutsel 5 mask value*/

0x0000000U,

/*Toutsel 6 mask value*/

0x0000000U,

/*Toutsel 7 mask value*/

0x0000000U,

/*Toutsel 8 mask value*/

0x0000000U,

/*Toutsel 9 mask value*/

0x0000000U,

/*Toutsel 10 mask value*/

0x0000000U,

/*Toutsel 11 mask value*/

0x0000000U,

/*Toutsel 12 mask value*/

32-bit TriCore™ AURIX™ TC3xx microcontroller family





GtmTimerPortPinSelect =	0x0000000U,
TOUT117_SELK_10_PORT02_P	<pre>/*Toutsel 13 mask value*/</pre>
IN10	0x0000000U,
GtmGlobalConfiguration/GtmA	<pre>/*Toutsel 14 mask value*/</pre>
tomGlobalConf_0/GtmAtomCh annelConf_5/	0x00f000f0U,
GtmTimerPortPinSelect =	<pre>/*Toutsel 15 mask value*/</pre>
TOUT148_SELI_8_PORT34_PIN	0x000f0000U,
3	<pre>/*Toutsel 16 mask value*/</pre>
Rest all are set to NONE	0x0000000U,
	<pre>/*Toutsel 17 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 18 mask value*/</pre>
	0x000f0000U,
	<pre>/*Toutsel 19 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 20 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 21 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 22 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 23 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 24 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 25 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 26 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 27 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 28 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 29 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 30 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 31 mask value*/</pre>
	0x0000000U,
	<pre>/*Toutsel 32 mask value*/</pre>

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
0x0000000U,
                              /*Toutsel 33 mask value*/
                              0x0000000U
                           }
                         /*Mask for TOUTSEL configuration.
GtmGlobalConfiguration/GtmT
                         SELx used will be generated as 0xF*/
omGlobalConf_0/GtmTomCha
nnelConf_0/
GtmTimerPortPinSelect =
                              /*Toutsel 0 mask value*/
TOUT0_SELE_4_PORT02_PIN0
                              0x000000fU,
GtmGlobalConfiguration/GtmT
                              /*Toutsel 1 mask value*/
omGlobalConf_0/GtmTomCha
                              0x00000f00U,
nnelConf_1/
                              /*Toutsel 2 mask value*/
GtmTimerPortPinSelect =
                              0x0000000U,
TOUT10 SELE 4 PORT00 PIN
1
                              /*Toutsel 3 mask value*/
                              0x0000000U,
GtmGlobalConfiguration/GtmT
omGlobalConf_2/GtmTomCha
                              /*Toutsel 4 mask value*/
nnelConf_15/
                              0x00f00000U,
GtmTimerPortPinSelect =
                              /*Toutsel 5 mask value*/
TOUT37_SELB_1_PORT32_PIN
                              0x0000000U,
1
                              /*Toutsel 6 mask value*/
GtmGlobalConfiguration/GtmT
                              0x0000000U,
omGlobalConf_5/GtmTomCha
nnelConf 7/
                              /*Toutsel 7 mask value*/
GtmTimerPortPinSelect =
                              0x0000000U,
TOUT213_SELB_1_PORT25_PI
                              /*Toutsel 8 mask value*/
Ν7
                              0x0000000U,
GtmGlobalConfiguration/GtmA
                              /*Toutsel 9 mask value*/
tomGlobalConf_0/GtmAtomCh
                              0x0000000U,
annelConf_1/
GtmTimerPortPinSelect =
                              /*Toutsel 10 mask value*/
TOUT113_SELI_8_PORT01_PIN
                              0x0000000U,
5
                              /*Toutsel 11 mask value*/
GtmGlobalConfiguration/GtmA
                              0x0000000U,
tomGlobalConf_0/GtmAtomCh
                              /*Toutsel 12 mask value*/
annelConf_2/
                              0x0000000U,
GtmTimerPortPinSelect =
TOUT117_SELK_10_PORT02_P
                              /*Toutsel 13 mask value*/
IN10
                              0x00000f00U,
GtmGlobalConfiguration/GtmA
                              /*Toutsel 14 mask value*/
tomGlobalConf_2/GtmAtomCh
                              0x00f000f0U,
annelConf 2/
                              /*Toutsel 15 mask value*/
GtmTimerPortPinSelect =
                              0x0000000U,
TOUT106_SELK_10_PORT10_P
IN4
                              /*Toutsel 16 mask value*/
```



Mcu driver

Rest all are set to NONE	0x0000000U,
	/*Toutsel 17 mask value*/
	0x0000000U,
	/*Toutsel 18 mask value*/
	0x0000000U,
	/*Toutsel 19 mask value*/
	0x0000000U,
	/*Toutsel 20 mask value*/
	0x0000000U,
	/*Toutsel 21 mask value*/
	0x0000000U,
	/*Toutsel 22 mask value*/
	0x0000000U,
	/*Toutsel 23 mask value*/
	0x0000000U,
	/*Toutsel 24 mask value*/
	0x0000000U,
	/*Toutsel 25 mask value*/
	0x0000000U,
	/*Toutsel 26 mask value*/
	0x00f00000U,
	/*Toutsel 27 mask value*/
	0x0000000U,
	/*Toutsel 28 mask value*/
	0x0000000U,
	/*Toutsel 29 mask value*/
	0x0000000U,
	/*Toutsel 30 mask value*/
	0x0000000U,
	/*Toutsel 31 mask value*/
	0x0000000U,
	/*Toutsel 32 mask value*/
	0x0000000U,
	/*Toutsel 33 mask value*/
	0x0000000U
	}

1.3.7.9 Member: GtmTimInSelCfg [MCU_GTM_NO_OF_TIM_AVAILABLE]

Table 199 GtmTimInSelCfg [MCU_GTM_NO_OF_TIM_AVAILABLE]



Mcu driver

	T		
Name	GtmTimInSelCfg [MCU_GTM_NC	D_OF_TIM_AVAILABLE]	
Туре	uint32		
Description	Array to store port pin to GtmTim connection configuration		
Verification method	The member is generated based on following algorithm:		
	A loop is run for number of TIM run for the number of TIM chan	modules available in the hardware. A second loop is nels.	
	•	FimGlobalConf_x/GtmTimChannelConf_y/ ue of 'x' specifies the TIM module number and the	
	TIMINSEL register number and SEL number is extracted from the selection based of following algorithm: TIMINSEL register index value = LoopIndex (TIM module number)		
	SEL number = (Numeric value at	umber = (Numeric value after "SEL" and before "_PORT")	
	If the TIMINSEL register index value is equal to first loop's count value is ger based on following algorithm: SelValue = 0xf		
	SelIndex = SEL number * 4		
	TIMINSEL register value = TIMINSEL register value (SelValue << SelIndex) The value of 'SELO_NONE' is programmed as 0.		
Example(s)	Action	Generated output	
	GtmGlobalConfiguration/GtmT imGlobalConf_0/GtmTimChan nelConf_0/	<pre>/*Configuration for Port to Timer Connections*/ {</pre>	
	GtmTimInpPortPinSel =	/*Configuration of TimInSel*/	

Example(s)	Action	Generated output
	GtmGlobalConfiguration/GtmTimGlobalConf_0/GtmTimChan	/*Configuration for Port to Timer Connections*/
	nelConf_0/	{
	GtmTimInpPortPinSel =	/*Configuration of TimInSel*/
	SEL2_PORT02_PIN0	/*TimInsel 0 value*/
	GtmGlobalConfiguration/GtmT	0x00060402U,
	imGlobalConf_0/GtmTimChan	/*TimInsel 1 value*/
	nelConf_2/ GtmTimInpPortPinSel =	0x0000000U,
	SEL4_PORT10_PIN5	/*TimInsel 2 value*/
	GtmGlobalConfiguration/GtmT	0x00907000U,
	imGlobalConf_0/GtmTimChan	/*TimInsel 3 value*/
	nelConf_4/	0x0000000U,
	GtmTimInpPortPinSel = SEL6_PORT33_PIN0	/*TimInsel 4 value*/
		0x0000000U,
	GtmGlobalConfiguration/GtmT	/*TimInsel 5 value*/
	imGlobalConf_2/GtmTimChan nelConf_3/	0x00c0000aU,
	GtmTimInpPortPinSel =	/*TimInsel 6 value*/

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
0x0000000U,
SEL7_PORT01_PIN5
                               /*TimInsel 7 value*/
GtmGlobalConfiguration/GtmT
                               0x0000000U
imGlobalConf_2/GtmTimChan
nelConf 5/
                             }
GtmTimInpPortPinSel =
SEL9_PORT34_PIN3
GtmGlobalConfiguration/GtmT
imGlobalConf_5/GtmTimChan
nelConf_0/
GtmTimInpPortPinSel =
SEL10_PORT01_PIN8
GtmGlobalConfiguration/GtmT
imGlobalConf_5/GtmTimChan
nelConf_5/
GtmTimInpPortPinSel =
SEL12_PORT21_PIN3
Rest all are set to SEL0_NONE
                           /*Configuration for Port to Timer
GtmGlobalConfiguration/GtmT
                          Connections*/
imGlobalConf_0/GtmTimChan
nelConf_1/
GtmTimInpPortPinSel =
                               /*Configuration of TimInSel*/
SEL10_PORT10_PIN9
                               /*TimInsel 0 value*/
GtmGlobalConfiguration/GtmT
                               0x507000a0U,
imGlobalConf 0/GtmTimChan
                               /*TimInsel 1 value*/
nelConf 5/
                               0x0000000U,
GtmTimInpPortPinSel =
                               /*TimInsel 2 value*/
SEL7_PORT21_PIN7
                               0x0000900eU,
GtmGlobalConfiguration/GtmT
                               /*TimInsel 3 value*/
imGlobalConf_0/GtmTimChan
nelConf_7/
                               0x0000000U,
GtmTimInpPortPinSel =
                               /*TimInsel 4 value*/
SEL5_PORT23_PIN4
                               0x0000000U,
GtmGlobalConfiguration/GtmT
                               /*TimInsel 5 value*/
imGlobalConf_2/GtmTimChan
                               0x0000000U,
nelConf 0/
                               /*TimInsel 6 value*/
GtmTimInpPortPinSel =
SEL14_PORT01_PIN3
                               0x00600009U,
                               /*TimInsel 7 value*/
GtmGlobalConfiguration/GtmT
imGlobalConf_2/GtmTimChan
                               0x0000000U
nelConf_3/
                             }
GtmTimInpPortPinSel =
```

SEL9_PORT34_PIN1

GtmGlobalConfiguration/GtmTimGlobalConf_6/GtmTimChan

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

nelConf_0/	
GtmTimInpPortPinSel =	
SEL9_PORT31_PIN8	
GtmGlobalConfiguration/GtmT	
imGlobalConf_6/GtmTimChan	
nelConf_5/	
<i>- '</i>	
GtmTimInpPortPinSel =	
SEL6_PORT25_PIN5	
Rest all are set to SELO_NONE	
Nest all are set to seed_ivolve	

1.3.7.10 Member: GtmTbuCfg

Table 200 GtmTbuCfg

Table 200 GtmTbu	0 GtmTbuCfg		
Name	GtmTbuCfg		
Туре	uint32		
Description	Variable to store GTM TBU configuration		
Verification method	The member is generated based on following algorithm:		
	A loop is run for number of nodes configured in GtmG GtmTbuChannelConf.		
	If GtmGlobalConfiguration/ Gtm True	nTbuChannelConf/ GtmTbuChannelEnable is set to	
	• Loopcntr = 0		
	• GtmTbuCfg = GtmTbuCfg (0	x2 << 2*Loopcntr)	
	 If Loopcntr = 0, GtmTbuCfg = GtmTbuCfg (numeric value suffixed after 'SEL' keyword in GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChResolutionSel << (8 + 4*Loopcntr)) If Loopcntr = 3, GtmTbuCfg = GtmTbuCfg (1 << (8 + 4*Loopcntr)) If Loopcntr = 1 or 2, GtmTbuCfg = GtmTbuCfg (numeric value suffixed after 'SEL' keyword in GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChMode << (8 + 4*Loopcntr)) If Loopcntr < 3, GtmTbuCfg = GtmTbuCfg (numeric value suffixed after 'SEL' keyword in GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChClockSourceSelection << (9 + 4*Loopcntr)) 		
	 If Loopcntr = 3, GtmTbuCfg = GtmTbuCfg (numeric value suffixed after 'SEL' keyword in GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChModuloCntrSel << (12 + 4*Loopcntr)) 		
Example(s)	Action	Generated output	
	4 nodes are configured in GtmGlobalConfiguration/	/*Configuration for TBU channel - GtmTbuCfg (GtmTbuChannelConf)*/	
	GtmTbuChannelConf	0x011422aaU,	
	GtmGlobalConfiguration/		

GtmTbuChannelConf/

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family

infineon

Mcu driver

GtmTbuChannelEnable = True

GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChResolutionSel = TBU_CH_LOWER_COUNT_BIT S_SEL0

GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChMode = FREE_RUNNING_COUNTER_SE L0

GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChClockSourceSelecti on = CMU_CLOCK1_SEL1

GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChModuloCntrSel = TBU_CH2_SEL1

4 nodes are configured in GtmGlobalConfiguration/GtmTbuChannelConf

GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChannelEnable = False

GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChResolutionSel = TBU_CH_LOWER_COUNT_BIT S_SEL0

GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChMode = FREE_RUNNING_COUNTER_SE L0

GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChClockSourceSelecti on = CMU_CLOCK1_SEL1

GtmGlobalConfiguration/ GtmTbuChannelConf/ GtmTbuChModuloCntrSel = TBU_CH2_SEL1 /*Configuration for TBU channel GtmTbuCfg (GtmTbuChannelConf)*/
0x01042200U,



Mcu driver

1.3.7.11 Member: GtmTomModuleUsage

Table 201 GtmTomModuleUsage

	_	
Name	GtmTomModuleUsage	
Туре	uint16	
Description	Indicates which TOM module has been reserved	
Verification method	The member is generated based on: Instead, the member is generated as bit-wise representation of TOM modules in use. Bit x corresponds to TOMx If TOM <x> in use, the bit is set else 0, where x = 0 to number of TOM available in the device.</x>	
Example(s)	Action	Generated output
Example(s)	Action TOMs 0, 1 and 2 are reserved by PWM in McuHardwareResourceAllocationConf.	<pre>Generated output /* TOM modules used configuration */ 0x0007U,</pre>

1.3.7.12 Member: GtmAtomModuleUsage

Table 202 GtmAtomModuleUsage

Name	GtmAtomModuleUsage		
Туре	uint16		
Description	Indicates which ATOM module h	Indicates which ATOM module has been reserved	
Verification method	The member is generated based on: Instead, the member is generated as bit-wise representation of ATOM modules in use. Bit x corresponds to ATOMx If ATOM <x> in use, the bit is set else 0, where x = 0 to number of ATOM available in the device.</x>		
Example(s)	Action Generated output		
	ATOMs 0, 1 and 2 are reserved by PWM in McuHardwareResourceAllocati onConf.	<pre>/* ATOM modules used configuration */ 0x0007U,</pre>	
	ATOMs 0-11 are reserved by PWM in	/* ATOM modules used configuration */	



Mcu driver

McuHardwareResourceAllocati	0x07ffU,
onConf.	

1.3.7.13 Member: IsGtmSleepModeEnabled

Table 203 IsGtmSleepModeEnabled

Table 203 ISGtmS	ISGTMSteepModeEnabled	
Name	IsGtmSleepModeEnabled	
Туре	boolean	
Description	Indicates whether GTM sleep mode is enabled or disabled	
Verification method	The member is generated as True if McuGeneralConfiguration/ McuGtmSleepModeEnabled is set to True else is generated as False	
Example(s)	Action	Generated output
	McuGeneralConfiguration/ McuGtmSleepModeEnabled = True	<pre>/* Gtm sleep mode configuration */ (boolean) TRUE</pre>
	McuGeneralConfiguration/ McuGtmSleepModeEnabled = False	/* Gtm sleep mode configuration */ (boolean) FALSE

1.3.8 Structure: Mcu_kGtmClockConfigPtr_Config[_<variant>]

Table 204 Mcu kGtmClockConfigPtr Config[<variant>]

Table 204 Mcu_kGtmClockConfigPtr_Config[_ <variant>]</variant>		
Name	Mcu_kGtmClockConfigPtr_Config[_ <variant>]</variant>	
Туре	Mcu_GtmClockSettingType	
Description	Configuration structure for GTM	1 clock initialization.
Verification method	The generated structure is present in Mcu[_ <variant>]_PBcfg.c file. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action	Generated output
	Configure GTM in GtmGlobalConfiguration (variant unaware)	<pre>static const Mcu_GtmClockSettingType Mcu_kGtmClockConfigPtr_Config = { /*CMU config clock, external and fixed clock enable - GtmCmuClockEnable*/ 0x0080aaaaU, /*CMU global clock numerator - GtmCmuGlobalNumerator*/ 0x0000001U, /*CMU global clock denominator - GtmCmuGlobalDenominator*/</pre>

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
0x0000001U,
                         /*CMU config clock 0...7 Numerator
                       and Denominator - GtmCmuConfClkCtrl*/
                           0x00000000U,
                           0x0000000U,
                           0x0000000U,
                           0x0000000U,
                           0x0000000U,
                           0x0000000U,
                           0x0000000U,
                           0x0000000U
                         },
                         /*CMU fixed clock Divider selection
                       - GtmCmuFixedClkCtrl*/
                           0x0000000U,
                         /*GTM cluster input clock divider
                       configuration -
                       GtmCmuClusterInputClockDividerEnable
                         0x00aaaaaaU,
                         /* External clock settings -
                       GtmEclkCtrl*/
                           /*External Clock 0 disabled -
                       reset value of numerator and
                       denominator*/
                           {1U, 1U},
                           /*External Clock 1 disabled -
                       reset value of numerator and
                       denominator*/
                           {1U, 1U},
                           /*External Clock 2 disabled -
                       reset value of numerator and
                       denominator*/
                           {1U, 1U}
                         }
                       };
Configure GTM in
                       static const Mcu GtmClockSettingType
GtmGlobalConfiguration
```



Mcu driver

```
(variant aware. Variant name is | Mcu_kGtmClockConfigPtr Config Petrol
'Petrol')
                         /*CMU config clock, external and
                       fixed clock enable -
                       GtmCmuClockEnable*/
                         0x0080aaaaU,
                         /*CMU global clock numerator -
                       GtmCmuGlobalNumerator*/
                         0x0000001U,
                         /*CMU global clock denominator -
                       GtmCmuGlobalDenominator*/
                         0x0000001U,
                         /*CMU config clock 0...7 Numerator
                       and Denominator - GtmCmuConfClkCtrl*/
                           0x0000000U,
                           0x0000000U,
                           0x0000000U,
                           0x0000000U,
                           0x0000000U,
                           0x0000000U,
                           0x0000000U,
                           0x0000000U
                         },
                         /*CMU fixed clock Divider selection
                       - GtmCmuFixedClkCtrl*/
                           0x0000000U,
                         /*GTM cluster input clock divider
                       configuration -
                       GtmCmuClusterInputClockDividerEnable
                         0x00aaaaa2U,
                         /* External clock settings -
                       GtmEclkCtrl*/
                           /*External Clock 0 disabled -
                       reset value of numerator and
                       denominator*/
```



Mcu driver

```
{1U, 1U},

/*External Clock_1 disabled -
reset value of numerator and
denominator*/

{1U, 1U},

/*External Clock_2 disabled -
reset value of numerator and
denominator*/

{1U, 1U}

}

};
```

1.3.8.1 Member: GtmCmuClockEnable

Table 205 GtmCmuClockEnable		
Name	GtmCmuClockEnable	
Туре	uint32	
Description	Indicates the value of configurable clocks to be enabled	
Verification method	The member is generated based on:	
	Bits 0-1 are written with 0x2 if GtmGlobalConfiguration/ McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuConfigClock0Enable is set to True else 0.	
	Bits 2-3 are written with 0x2 if GtmGlobalConfiguration/ McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuConfigClock1Enable is set to True else 0.	
	Bits 4-5 are written with 0x2 if GtmGlobalConfiguration/ McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuConfigClock2Enable is set to True else 0.	
	Bits 6-7 are written with 0x2 if GtmGlobalConfiguration/ McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuConfigClock3Enable is set to True else 0.	
	Bits 8-9 are written with 0x2 if GtmGlobalConfiguration/ McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuConfigClock4Enable is set to True else 0.	
	Bits 10-11 are written with 0x2 if GtmGlobalConfiguration/ McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuConfigClock5Enable is set to True else 0.	
	Bits 12-13 are written with 0x2 if GtmGlobalConfiguration/ McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuConfigClock6Enable is set to True else 0.	
	Bits 14-15 are written with 0x2 if GtmGlobalConfiguration/ McuGtmClockManagementConf/ GtmConfigClockSetting/	

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

GtmCmuConfigClock7Enable is set to True else 0.

Bits 16-17 are written with 0x2 if GtmGlobalConfiguration/

McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuExtClock0Enable is set to True else 0.

Bits 18-19 are written with 0x2 if GtmGlobalConfiguration/

McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuExtClock1Enable is set to True else 0.

Bits 20-21 are written with 0x2 if GtmGlobalConfiguration/

McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuExtClock2Enable is set to True else 0.

Bits 22-23 are written with 0x2 if GtmGlobalConfiguration/

McuGtmClockManagementConf/ GtmConfigClockSetting/ GtmCmuFixedClockEnable is set to True else 0.

Other bits are always set to 0.

	Other bits are always set to 0.	
Example(s)	Action	Generated output
	GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmConfigClockSetting/ GtmCmuConfigClock0Enable = True	GtmCmuClockEnable*/
	GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmConfigClockSetting/ GtmCmuConfigClock1Enable = False	
	GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmConfigClockSetting/ GtmCmuConfigClock2Enable = True	
	GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmConfigClockSetting/ GtmCmuConfigClock3Enable = False	
	GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmConfigClockSetting/ GtmCmuConfigClock4Enable = True	
	GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmConfigClockSetting/	

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

GtmCmuConfigClock5Enable = False

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuConfigClock6Enable =
True

GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmConfigClockSetting/ GtmCmuConfigClock7Enable = False

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuExtClock0Enable =
True

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuExtClock1Enable =
False

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuExtClock2Enable =
True

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuFixedClockEnable =
True

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuConfigClock0Enable =
True

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuConfigClock1Enable =
True

GtmGlobalConfiguration/ McuGtmClockManagementCon

/*CMU config clock, external and
fixed clock enable GtmCmuClockEnable*/

0x0082aaaaU,

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

f/ GtmConfigClockSetting/
GtmCmuConfigClock2Enable =
True

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuConfigClock3Enable =
True

GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmConfigClockSetting/ GtmCmuConfigClock4Enable = True

GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmConfigClockSetting/ GtmCmuConfigClock5Enable = True

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuConfigClock6Enable =
True

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuConfigClock7Enable =
True

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuExtClock0Enable =
False

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuExtClock1Enable =
False

GtmGlobalConfiguration/
McuGtmClockManagementCon
f/ GtmConfigClockSetting/
GtmCmuExtClock2Enable =
False

GtmGlobalConfiguration/ McuGtmClockManagementCon

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

f/ GtmConfigClockSetting/ GtmCmuFixedClockEnable = True	
---	--

1.3.8.2 Member: GtmCmuGlobalNumerator

Table 206 GtmCmuGlobalNumerator

Table 206 GtmcmuGlobalNumerator		
Name	GtmCmuGlobalNumerator	
Туре	uint32	
Description	Indicates the value of global numerator for CMU	
Verification method	The member is generated based on value in GtmGlobalConfiguration/ McuGtmClockManagementConf/ GtmCmuGlobalClockNumerator.	
Example(s)	Action	Generated output
,	GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmCmuGlobalClockNumerat or = 65536	<pre>/*CMU global clock numerator - GtmCmuGlobalNumerator*/ 0x00010000U,</pre>
	GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmCmuGlobalClockNumerat or = 1234568	<pre>/*CMU global clock numerator - GtmCmuGlobalNumerator*/ 0x0012d688U,</pre>

1.3.8.3 Member: GtmCmuGlobalDenominator

Table 207 GtmCmuGlobalDenominator

Name	GtmCmuGlobalDenominator					
Туре	uint32	uint32				
Description	Indicates the value of global de	nominator for CMU				
Verification method	The member is generated based on value in GtmGlobalConfiguration/ McuGtmClockManagementConf/ GtmCmuGlobalClockDenominator.					
Example(s)	Action	Generated output				
	GtmGlobalConfiguration/ McuGtmClockManagementCon f/ GtmCmuGlobalClockDenomin ator = 65536	/*CMU global clock numerator - GtmCmuGlobalDenominator*/ 0x00010000U,				
	GtmGlobalConfiguration/ McuGtmClockManagementCon f/	/*CMU global clock numerator - GtmCmuGlobalDenominator*/				



Mcu driver

GtmCmuGlobalClockDenomin	0x0012d688U,
ator = 1234568	

1.3.8.4 Member: GtmCmuConfClkCtrl[MCU_GTM_NO_OF_CFGCLK]

Table 208 GtmCmuConfClkCtrl[MCU_GTM_NO_OF_CFGCLK]

Action

True

True

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock1Div = 12345

GtmGlobalConfiguration/
McuGtmClockMangementConf
/GtmConfigClockSetting/
GtmCmuConfigClock2Enable =

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock2Div = 12345

GtmGlobalConfiguration/

Name	GtmCmuConfClkCtrl[MCU_GTM_NO_OF_CFGCLK]			
Туре	uint32			
Description	Indicates the value of GTM configurable clocks 0-7 divider values			
Verification method	Each element is generated based on value in GtmGlobalConfiguration/ McuGtmClockMangementConf/GtmConfigClockSetting/GtmCmuConfigClock0Div if GtmGlobalConfiguration/ McuGtmClockMangementConf/GtmConfigClockSetting/ GtmCmuConfigClock <x>Enable is set to True else as 0, where <x> = 0 to 7.</x></x>			

Example(s)

	GtmGlobalConfiguration/ McuGtmClockMangementConf	/*CMU config clock_07 Numerator and Denominator - GtmCmuConfClkCtrl*/
	/GtmConfigClockSetting/	{
1	GtmCmuConfigClock0Enable =	0x00003039U,
	True	0x00003039U,
	GtmGlobalConfiguration/	0x00003039U,
	McuGtmClockMangementConf	0x00003039U,
- 1 -	/GtmConfigClockSetting/GtmC muConfigClock0Div = 12345	0x00003039U,
	3	0x00003039U,
	GtmGlobalConfiguration/ McuGtmClockMangementConf	0x00003039U,
	/GtmConfigClockSetting/	0x00003039U
	GtmCmuConfigClock1Enable =	},

Generated output

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

McuGtmClockMangementConf /GtmConfigClockSetting/ GtmCmuConfigClock3Enable = True

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock3Div = 12345

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/ GtmCmuConfigClock4Enable = True

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock4Div = 12345

GtmGlobalConfiguration/
McuGtmClockMangementConf
/GtmConfigClockSetting/
GtmCmuConfigClock5Enable =
True

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock5Div = 12345

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/ GtmCmuConfigClock6Enable = True

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock6Div = 12345

GtmGlobalConfiguration/
McuGtmClockMangementConf
/GtmConfigClockSetting/
GtmCmuConfigClock7Enable =
True

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock7Div = 12345

32-bit TriCore™ AURIX™ TC3xx microcontroller family





GtmGlobalConfiguration/
McuGtmClockMangementConf
/GtmConfigClockSetting/
GtmCmuConfigClock0Enable =
True

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock0Div = 12345

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/ GtmCmuConfigClock1Enable = False

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock1Div = 12345

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/ GtmCmuConfigClock2Enable = True

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock2Div = 12345

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/ GtmCmuConfigClock3Enable = False

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock3Div = 12345

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/ GtmCmuConfigClock4Enable = True

GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

muConfigClock4Div = 12345	
GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/ GtmCmuConfigClock5Enable = False	
GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock5Div = 12345	
GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/ GtmCmuConfigClock6Enable = True	
GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock6Div = 12345	
GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/ GtmCmuConfigClock7Enable = False	
GtmGlobalConfiguration/ McuGtmClockMangementConf /GtmConfigClockSetting/GtmC muConfigClock7Div = 12345	

1.3.8.5 Member: GtmCmuFixedClkCtrl

Table 209 GtmCmuFixedClkCtrl

Name	GtmCmuFixedClkCtrl				
Туре	uint32				
Description	Indicates the value of fixed clock divider value				
Verification method	The member is generated based on the numeric value suffixed after 'SEL' keyword in GtmGlobalConfiguration/ McuGtmClockMangementConf/ GtmFixedClockSetting/ GtmCmuFixedClockSel if GtmGlobalConfiguration/ McuGtmClockMangementConf/ GtmFixedClockSetting/ GtmCmuFixedClockEnable is set to True else as 0.				
Example(s)	Action Generated output				
	GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmFixedClockSetting/	<pre>/*CMU fixed clock Divider selection - GtmCmuFixedClkCtrl*/</pre>			

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

GtmCmuFixedClockEnable = True	
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmFixedClockSetting/ GtmCmuFixedClockSel = CMU_CLOCK1_SEL2	
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmFixedClockSetting/ GtmCmuFixedClockEnable = True	<pre>/*CMU fixed clock Divider selection - GtmCmuFixedClkCtrl*/</pre>
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmFixedClockSetting/ GtmCmuFixedClockSel = CMU_CLOCK5_SEL6	
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmFixedClockSetting/ GtmCmuFixedClockEnable = False	<pre>/*CMU fixed clock Divider selection - GtmCmuFixedClkCtrl*/ /*Fixed Clock disabled - reset value*/ OU,</pre>
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmFixedClockSetting/ GtmCmuFixedClockSel = CMU_CLOCK5_SEL6	

1.3.8.6 Member: GtmCmuClsInDiv

Table 210 GtmCmuClsInDiv

Example(s)	Action Generated output				
	Where ClusterIndex = 0 to (Number of clusters available in device-1).				
	ClusterClkDivVal = ClusterClkDivVal (DivVal << 2*ClusterIndex)				
	Loop for number of clusters present in the device				
	DivVal = numeric value suffixed after '_SEL' keyword in GtmGlobalConfiguration/GtmClusterInputClockDividerEnable.				
Verification method	The member is generated based on:				
Description	Indicates the value of input clus	ter clock divider			
Туре	uint32	uint32			
Name	GtmCmuClsInDiv				

32-bit TriCore™ AURIX™ TC3xx microcontroller family





GtmGlobalConfiguration/ GtmClusterConf/ GtmCmuClusterInputClockDivi derEnable = CLS_CLK_CFG_ENABLED_WIT H_DIV_SEL2 for all clusters	<pre>/*GTM cluster input clock divider configuration - GtmCmuClusterInputClockDividerEnable */ 0x00aaaaaau,</pre>
GtmGlobalConfiguration/ GtmClusterConf/ GtmCmuClusterInputClockDivi derEnable = CLS_CLK_CFG_ENABLED_WIT H_DIV_SEL2 for cluster 0 and disabled for clusters 1-11	<pre>/*GTM cluster input clock divider configuration - GtmCmuClusterInputClockDividerEnable */ 0x00000002U,</pre>

1.3.8.7 Member: GtmEclkCtrl[MCU_GTM_NO_OF_EXTCLK]

Table 211 GtmEclkCtrl[MCU_GTM_NO_OF_EXTCLK]

Name	GtmEclkCtrl[MCU_GTM_NO_OF_EXTCLK]					
Туре	Mcu_GtmExtClkType					
Description	Indicates the value of numerator	or and denominator for external clocks 0-2				
Verification method	Each member <x> is an array of</x>	Each member <x> is an array of 2 elements generated based on value in</x>				
	 GtmGlobalConfiguration/ McuGtmClockMangementConf/ GtmExtClockSetting / GtmCmuExtClock[x]Numerator And GtmGlobalConfiguration/ McuGtmClockMangementConf/ GtmExtClockSetting / GtmCmuExtClock[x]Denominator if GtmGlobalConfiguration/ McuGtmClockMangementConf/ GtmExtClockSetting / GtmCmuExtClock[x]Enable is set to True else is 1. Where [x]: 0-2 					
Example(s)	Action	Generated output				
	GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting / GtmCmuExtClock0Enable =	/* External clock settings - GtmEclkCtrl*/ { /*External clock_0 Numerator and Denominator*/				
Mcc / Gt Gtn	GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting / GtmCmuExtClock0Numerator = 12345	Denominator*/ {12345U, 12345U},				
	GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting /	<pre>/*External clock_2 Numerator and Denominator*/ {12345U, 12345U} }</pre>				

32-bit TriCore™ AURIX™ TC3xx microcontroller family





GtmCmuExtClock0Denominat or =12345

GtmGlobalConfiguration/
McuGtmClockMangementConf
/ GtmExtClockSetting /
GtmCmuExtClock1Enable =
True

GtmGlobalConfiguration/
McuGtmClockMangementConf
/ GtmExtClockSetting /
GtmCmuExtClock1Numerator
= 12345

GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting / GtmCmuExtClock1Denominat or =12345

GtmGlobalConfiguration/
McuGtmClockMangementConf
/ GtmExtClockSetting /
GtmCmuExtClock2Enable =
True

GtmGlobalConfiguration/
McuGtmClockMangementConf
/ GtmExtClockSetting /
GtmCmuExtClock2Numerator
= 12345

GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting / GtmCmuExtClock2Denominat or =12345

GtmGlobalConfiguration/
McuGtmClockMangementConf
/ GtmExtClockSetting /
GtmCmuExtClock0Enable =
False

GtmGlobalConfiguration/
McuGtmClockMangementConf
/ GtmExtClockSetting /
GtmCmuExtClock0Numerator
= 12345

GtmGlobalConfiguration/ McuGtmClockMangementConf



Mcu driver

/ GtmExtClockSetting / GtmCmuExtClock0Denominat or =12345	}	{1U,	1U}			
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting / GtmCmuExtClock1Enable = True						
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting / GtmCmuExtClock1Numerator = 12345						
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting / GtmCmuExtClock1Denominat or =12345						
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting / GtmCmuExtClock2Enable = False						
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting / GtmCmuExtClock2Numerator = 12345						
GtmGlobalConfiguration/ McuGtmClockMangementConf / GtmExtClockSetting / GtmCmuExtClock2Denominat or =12345						

1.3.9 Structure: Mcu_kGpt12PrescalerConfiguration_Config[_<variant>]

Table 212 Mcu_kGpt12PrescalerConfiguration_Config[_<variant>]

Example(s)	Action Generated output			
Verification method	The generated structure is present in Mcu[_ <variant>]_PBcfg.c file. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></variant>			
Description	Configuration structure for GPT12 prescaler configuration.			
Туре	Mcu_Gpt12ConfigType			
Name	Mcu_kGpt12PrescalerConfiguration_Config[_ <variant>]</variant>			



Mcu driver

```
Configure GPT12 in
                        #if (MCU GPT1 USED == STD ON) ||
McuGpt12PrescalerConf
                         (MCU GPT2 USED == STD ON)
(variant unaware)
                         /* GPT12 Prescalar configuration
                        structure */
                        static const Mcu Gpt12ConfigType
                        Mcu kGpt12PrescalerConfiguration Conf
                        ig =
                          /*GPT Block 1 Prescalar */
                          0x00U,
                          /*GPT Block 2 Prescalar */
                          0x00U,
                        };
                        #endif
Configure GPT12 in
                        #if (MCU_GPT1_USED == STD_ON) ||
McuGpt12PrescalerConf
                         (MCU GPT2 USED == STD ON)
(variant aware. Variant name is
                         /* GPT12 Prescalar configuration
'Petrol')
                        structure */
                        static const Mcu Gpt12ConfigType
                        Mcu kGpt12PrescalerConfiguration Conf
                        ig Petrol =
                           /*GPT Block 1 Prescalar */
                           0x00U,
                           /*GPT Block 2 Prescalar */
                           0x00U,
                         };
                        #endif
```

1.3.9.1 Member: Gpt1PrescalarDiv

Table 213 Gpt1PrescalarDiv

Name	Gpt1PrescalarDiv
Туре	unsigned_int
Description	2 bit value indicating the block prescaler selected for GPT block 1
Verification method	The member is generated based on:
	A value of 0 is generated if 'McuModuleConfiguration/ McuGpt12PrescalerConf/ Gpt1BlockPrescalerSel' is set to 'GPT1_PRESCALING_FACTOR_8'
	A value of 1 is generated if 'McuModuleConfiguration/ McuGpt12PrescalerConf/ Gpt1BlockPrescalerSel' is set to 'GPT1_PRESCALING_FACTOR_4'



Mcu driver

	Gpt1BlockPrescalerSel' is set to A value of 3 is generated if 'Mcu	ModuleConfiguration/ McuGpt12PrescalerConf/ o 'GPT1_PRESCALING_FACTOR_32' ModuleConfiguration/ McuGpt12PrescalerConf/ o 'GPT1_PRESCALING_FACTOR_16'
Example(s)	Action	Generated output
	McuModuleConfiguration/ McuGpt12PrescalerConf/ Gpt1BlockPrescalerSel = GPT1_PRESCALING_FACTOR_8	/*GPT Block 1 Prescalar */ 0x00U,
	McuModuleConfiguration/ McuGpt12PrescalerConf/ Gpt1BlockPrescalerSel = GPT1_PRESCALING_FACTOR_1 6	/*GPT Block 1 Prescalar */ 0x03U,

1.3.9.2 Member: Gpt2PrescalarDiv

Table 214 Gpt2PrescalarDiv

Table 214 Optzer	escalai Div	
Name	Gpt2PrescalarDiv	
Туре	unsigned_int	
Description	2 bit value indicating the block	prescaler selected for GPT block 2
Verification method	The member is generated based on: A value of 0 is generated if 'McuModuleConfiguration/ McuGpt12PrescalerConf/ Gpt2BlockPrescalerSel' is set to 'GPT2_PRESCALING_FACTOR_4' A value of 1 is generated if 'McuModuleConfiguration/ McuGpt12PrescalerConf/ Gpt2BlockPrescalerSel' is set to 'GPT2_PRESCALING_FACTOR_2' A value of 2 is generated if 'McuModuleConfiguration/ McuGpt12PrescalerConf/ Gpt2BlockPrescalerSel' is set to 'GPT2_PRESCALING_FACTOR_16' A value of 3 is generated if 'McuModuleConfiguration/ McuGpt12PrescalerConf/ Gpt2BlockPrescalerSel' is set to 'GPT2_PRESCALING_FACTOR_8'	
Example(s)	Action	Generated output
	McuModuleConfiguration/ McuGpt12PrescalerConf/ Gpt2BlockPrescalerSel = GPT2_PRESCALING_FACTOR_2	/*GPT Block 2 Prescalar */ 0x01U,
	McuModuleConfiguration/ McuGpt12PrescalerConf/ Gpt2BlockPrescalerSel = GPT2_PRESCALING_FACTOR_1	/*GPT Block 2 Prescalar */ 0x02U,

RESTRICTED

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver		-
	6	

RESTRICTED

MCAL Configuration Verification Manual for Mcu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

File: Mcu_17_TimerIp_Cfg.c 1.4

The generated source file contains all pre-compile configuration parameters for userdata of TimerIp. The file is generated in 'src' folder.

Info: Mcu_17_Timer_DrivFuncCallbackLst 1.4.1

The array is defined in Mcu_17_Timerlp.c file. The array stores the unique-id of MCU users and the array index defines the User id for that module. Below are the users and ids of MCU:

- Adc id = 1
- Wdgid = 2
- Pwm id = 3
- Gpt id = 4
- Icu id = 5
- Ocu id = 6
- Dsadc id = 7
- Stm id = 8.

1.4.2 Structure: Mcu_17_Eru_ChUserData[MCU_17_ERU_NO_OF_OGU]

Table 215 Mcu_17	_Eru_ChUserData[MCU_17_ERU_NO_OF_OGU]
Name	Mcu_17_Eru_ChUserData[MCU_17_ERU_NO_OF_OGU]
Туре	uint32
Description	User data structure indicating the users of ERU.
Verification method	The generated structure is present in Mcu_17_Timerlp_Cfg.c file. The number of members in the structure depends on number of OGUs available in the ERU.
	Bits 16-19 store the userid of the user of that ERU.
	Bits 8-11 store the logical channel id of the respective user. Refer section 1.4.1 for list of User ids.
	Others bits are always 0.
	Final values are calculated based on following steps:
	A loop is run for number of OGUs available / 2
	 Erudata1 = Userdata[Loopindex] & 0xFF00FF
	 Erudata2 = Userdata[Loopindex + 4] & 0xFF00FF
	• If Erudata1 and Erudata2 are equal to 0, EruMask = 0, else
	EruMask = (1 << (EruData1 & 0xFF)) (1 << (EruData2 & 0xFF))
	If Erudata1 = 0 and EruMask !=0
	Erudata1 = ((EruMask << 0xFF) 0xFF) Userdata[Loopindex]
	If Erudata2 = 0 and EruMask !=0
	Erudata2 = ((EruMask << 0xFF) 0xFF) Userdata[Loopindex + 4]
	• Else
	Erudata2 = (EruMask << 0xFF) Userdata[Loopindex + 4]
	Userdata[Loopindex] = Erudata1
	 Userdata[Loopindex + 4] = Erudata2



Mcu driver

Example(s)	Action	Generated output
	Reserve OGU 0 for ICU Userid for ICU is 5	<pre>const uint32 Mcu_17_Eru_ChUserData[MCU_17_ERU_NO_0 F_OGU] =</pre>
		<pre>{ 0x01050000,</pre>
		0x0000000, 0x0000000,
		0x00000000, 0x010000ff,
		0x0000000, 0x00000000, 0x00000000
		};
	Reserve OGU 0, OGU1 and OGU3 for ICU Userid for ICU is 5	<pre>const uint32 Mcu_17_Eru_ChUserData[MCU_17_ERU_NO_0 F_OGU] =</pre>
		{
		0x01050000, 0x03050101,
		0x05050202,
		0x0000000,
		0x010000ff,
		0x030000ff,
		0x050000ff, 0x00000000
		};

1.4.3 Structure:

Mcu_17_Ccu6_ChUserData[MCU_17_CCU6_NO_OF_KERNELS]
[MCU_17_CCU6_NO_OF_COMPARATORS]

Table 216 Mcu_17_Ccu6_ChUserData[MCU_17_CCU6_NO_OF_KERNELS][MCU_17_CCU6_NO_OF_COM PARATORS]

Name	Mcu_17_Ccu6_ChUserData[MCU_17_CCU6_NO_OF_KERNELS][MCU_17_CCU6_NO_OF_COMPARATORS]
Туре	uint16
Description	Array to store user information for CCU6 kernels and comparators.
Verification method	The generated structure is present in Mcu_17_TimerIp_Cfg.c file. The number of members in the structure depends on number of kernels and comparators available in the CCU6 module. Bits 0-4 store the userid of the user of that comparator. Refer section 1.4.1 for list of



	User ids.	
	Bits 8-11 store the logical chan	nel id of the respective user.
	Others bits are always 0.	
Example(s)	Action	Generated output
	Reserve CCU6 kernel0	const uint16
	comparator 2 for ICU. The	Mcu 17 Ccu6 ChUserData[MCU 17 CCU6 NO
	logical channel Id for Icu is 1.	_OF_KERNELS][MCU_17_CCU6_NO_OF_COMPAR
	User id for Icu is 5	ATORS] =
	Osci la foi lea is s	{
		{
		0x0000,
		0x0105,
		0x0000,
		0x0000
		},
		1
		0x0000,
		0x0000,
		0x0000,
		0x0000
		}
		};
	Reserve CCU6 kernel1	const uint16
	comparator 3 for ICU. The logical channel Id for Icu is 1.	Mcu_17_Ccu6_ChUserData[MCU_17_CCU6_NO
	togical charmet la for ica is 1.	_OF_KERNELS][MCU_17_CCU6_NO_OF_COMPAR ATORS] =
	User id for Icu is 5	{
		{
		0x0000,
		0x0000,
		0x0000,
		0x0000
		},
		{
		0x0000,
		0x0000,
		0x0105,
		0x0000
		}
		};

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

1.4.4 Structure:

Mcu_17_Gpt12_ChUserData[MCU_17_GPT12_NO_OF_TIMERS]

Table 217 Mcu_17_Gpt12_ChUserData[MCU_17_GPT12_NO_OF_TIMERS]

Table 217 Mcu_17	_GPt12_choserpata[Mco_17_G	1 112_110_01_11MEN3
Name	Mcu_17_Gpt12_ChUserData[MC	CU_17_GPT12_NO_OF_TIMERS]
Туре	uint16	
Description	Array to store user information for GPT12 timers.	
Verification method	members in the structure depermodule. Bits 0-4 store the userid of the uUser ids.	ent in Mcu_17_TimerIp_Cfg.c file. The number of nds on number of timers available in the GPT12 ser of that comparator. Refer section 1.4.1 for list of
	Bits 8-11 store the logical chann	el id of the respective user.
	Others bits are always 0.	
Example(s)	Action	Generated output
	Reserve GPT timer 2 for Icu. The logical channel Id for Icu is 0. User id for Icu is 5	<pre>const uint16 Mcu_17_Gpt12_ChUserData[MCU_17_GPT1_N O_OF_TIMERS + MCU_17_GPT2_NO_OF_TIMERS] = { 0x0005, 0x0000, 0x0000, 0x0000, 0x0000, };</pre>
	Reserve GPT Timer 2 and Timer4 for Icu. The logical channel Id for Icu is 0 and 1. User id for Icu is 5	<pre>const uint16 Mcu_17_Gpt12_ChUserData[MCU_17_GPT1_N O_OF_TIMERS + MCU_17_GPT2_NO_OF_TIMERS] = { 0x0005, 0x0000, 0x0105, 0x0000, 0x0000, };</pre>

1.4.5 Structure: Mcu_17_Stm_ChUserData[MCU_17_STM_NO_OF_TIMERS]

Table 218 Mcu_17_Stm_ChUserData[MCU_17_STM_NO_OF_TIMERS]

Name	Mcu_17_Stm_ChUserData[MCU_17_STM_NO_OF_TIMERS]
Туре	uint32



Description	Array to store user information	for STM timers.
Verification method	The generated structure is present in Mcu_17_TimerIp_Cfg.c file. The number of members in the structure depends on number of timers available in the STM module.	
	1. If Comparator 0 is reserved	
	 Bits 0-4 of the selected time 	r userdata value stores 0x1.
		the respective user. Refer section 1.4.1 for list of User
	ids.	
	2. If Comparator 1 is reserved	
	Bits 16-19 of the selected tire	mer userdata value stores 0x2.
	• Bits 24-27 store the user id c ids.	of the respective user. Refer section 1.4.1 for list of User
	Others bits are always 0.	
Example(s)	Action	Generated output
	Reserve STM 2 comparator 0 for WDG in resource manager	const uint32 Mcu_17_Stm_ChUserData[MCU_17_STM_NO_0
	User Id for watchdog is 2	F_TIMERS] =
		1
		0x0000000,
		0x00000000,
		0x00000201,
		0x00000000,
		0x00000000,
		0x0000000
		};
	Reserve STM 5 comparator 1 for WDG in resource manager	<pre>const uint32 Mcu_17_Stm_ChUserData[MCU_17_STM_NO_0 F TIMERS] =</pre>
	User Id for watchdog is 2	[{
		0x0000000,
		0x00000000,
		0x02020000
		};



Mcu driver

1.4.6 Structure: Mcu_17_Gtm_TomChUserData [MCU_17_GTM_NO_OF_TOM_MODULES] [MCU_17_GTM_NO_OF_TOM_CHANNELS]

Table 219	Mcu_17_Gtm_TomChUserData[MCU_17_GTM_NO_OF_TOM_MODULES][MCU_17_GTM_NO_
	OF_TOM_CHANNELS]

01_101	
Name	Mcu_17_Gtm_TomChUserData[MCU_17_GTM_NO_OF_TOM_MODULES][MCU_17_GT M_NO_OF_TOM_CHANNELS]
Туре	uint16
Description	Array to store user information for TOM.
Verification method	The generated structure is present in Mcu_17_TimerIp_Cfg.c file. The number of members in the structure depends on number of TOM modules and channels available in the GTM module.
	Bits 0-4 store the userid of the user of that module and channel. Refer section 1.4.1 for list of User ids.
	Bits 8-11 store the logical channel id of the respective user.
	Others bits are always 0.
	In case the channel is reserved by PWM and if the configuration parameter 'McuGtmTomAllocationConf/ McuTomChannelEventHandledByDsadc' is set to 'True', the user is set as DSADC. Refer section 1.4.1 for User id of DSADC.

	Refer section 1.4.1 for user id t	JI DOADC.
Example(s)	Action	Generated output
	Reserve TOM module 0	const uint16
	channel 5 (PWM logical channel id 0), TOM module 3 channel 13 (PWM logical channel id 1) for PWM	Mcu_17_Gtm_TomChUserData[MCU_17_GTM_N O_OF_TOM_MODULES][MCU_17_GTM_NO_OF_TO M_CHANNELS] =
	User Id for PWM is 3	/* TOM Module 0 */
		{
		0x0000,
		0x0003,
		0x0000,



```
0x0000,
  0x0000,
  0x0000
},
/* TOM Module 1 */
  0x0000,
  0x0000
},
/* TOM Module 2 */
  0x0000,
  0x0000,
```

infineon

```
0x0000
},
/* TOM Module 3 */
{
  0x0000,
  0x0103,
  0x0000,
  0x0000
},
/* TOM Module 4 */
{
  0x0000,
  0x0000
},
```



```
/* TOM Module 5 */
                              {
                                0x0000,
                                0x0000
                             }
                           };
Reserve TOM module 0
                           const uint16
channel 5 (PWM logical
                           Mcu 17 Gtm TomChUserData[MCU 17 GTM N
channel id 0), TOM module 3
                           O OF TOM MODULES] [MCU 17 GTM NO OF TO
                           M CHANNELS] =
channel 13 (PWM logical
channel id 1), TOM module 2
channel 10 (PWM logical
                              /* TOM Module 0 */
channel id 2), TOM module 4
                             {
channel 7 (PWM logical
channel id 3) for PWM
                                0x0000,
                                0x0000,
Set
                                0x0000,
McuTomChannelEventHandle
                                0x0000,
dByDsadc = True for TOM
module 0 channel 5
                                0x0000,
                                0 \times 0007,
User Id for PWM is 3
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
```

infineon

```
0x0000,
  0x0000,
  0x0000
},
/* TOM Module 1 */
  0x0000,
  0x0000
},
/* TOM Module 2 */
  0x0000,
  0 \times 0203,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
```



```
0x0000
},
/* TOM Module 3 */
{
  0x0000,
  0 \times 0103,
  0x0000,
  0x0000
},
/* TOM Module 4 */
{
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0303,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
},
```



Mcu driver

/* TOM Module 5 */
{
0x0000,
0x0000
}
};

1.4.7 Structure: Mcu_17_Gtm_TimChUserData [MCU_17_GTM_NO_OF_TIM_MODULES] [MCU_17_GTM_NO_OF_TIM_CHANNELS]

Table 220 Mcu_17_Gtm_TimChUserData[MCU_17_GTM_NO_OF_TIM_MODULES][MCU_17_GTM_NO_O F_TIM_CHANNELS]

F_IIM_CHANNELS]		
Name	Mcu_17_Gtm_TimChUserData[MCU_17_GTM_NO_OF_TIM_MODULES][MCU_17_GTM _NO_OF_TIM_CHANNELS]	
Туре	uint16	
Description	Array to store user information	for TIM.
Verification method	The generated structure is present in Mcu_17_TimerIp_Cfg.c file. The number of members in the structure depends on number of TIM modules and channels available in the GTM module. Bits 0-4 store the userid of the user of that module and channel. Refer section 1.4.1	
	for list of User ids.	
	Bits 8-11 store the logical channel id of the respective user.	
Others bits are always 0.		
Example(s)	Action	Generated output
	Reserve TIM module 0 channel 5 (ICU logical channel id 0), TIM module 3 channel 7 (ICU	const uint16 Mcu_17_Gtm_TimChUserData[MCU_17_GTM_N O OF TIM MODULES][MCU 17 GTM NO OF TI

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
logical channel id 1) for ICU
                          M CHANNELS] =
User Id for ICU is 5
                            /* TIM Module 0 */
                            {
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0 \times 0005,
                              0x0000,
                              0x0000
                            } ,
                            /* TIM Module 1 */
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000
                            },
                            /* TIM Module 2 */
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000
                            },
                            /* TIM Module 3 */
                              0x0000,
                              0x0000,
                              0x0000,
```



```
0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0105
},
/* TIM Module 4 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
} ,
/* TIM Module 5 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
},
/* TIM Module 6 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
/* TIM Module 7 */
```



```
0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000
                              }
                           };
Reserve TIM module 0 channel
                           const uint16
5 (ICU logical channel id 0), TIM
                           Mcu 17 Gtm TimChUserData[MCU 17 GTM N
module 3 channel 7 (ICU
                           O OF TIM MODULES] [MCU 17 GTM NO OF TI
                           M CHANNELS] =
logical channel id 1), TIM
module 2 channel 3 (ICU
logical channel id 2), TIM
                              /* TIM Module 0 */
module 7 channel 7 (ICU
logical channel id 3) for ICU
                                0x0000,
User Id for PWM is 3
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0 \times 0005,
                                0x0000,
                                0x0000
                              /* TIM Module 1 */
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000
                              },
                              /* TIM Module 2 */
```



```
0x0000,
  0x0000,
  0x0000,
  0 \times 0205,
  0x0000,
  0x0000,
  0x0000,
  0x0000
},
/* TIM Module 3 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0105
},
/* TIM Module 4 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
},
/* TIM Module 5 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
```



Mcu driver

```
0x0000
  },
  /* TIM Module 6 */
  {
    0x0000,
    0x0000,
    0x0000,
    0x0000,
    0x0000,
    0x0000,
    0x0000,
    0x0000
  },
  /* TIM Module 7 */
    0x0000,
    0x0000,
    0x0000,
    0x0000,
    0x0000,
    0x0000,
    0x0000,
    0x0305
  }
};
```

1.4.8 Structure: Mcu_17_Gtm_AtomChUserData [MCU_17_GTM_NO_OF_ATOM_MODULES] [MCU_17_GTM_NO_OF_ATOM_CHANNELS]

Table 221 Mcu_17_Gtm_AtomChUserData[MCU_17_GTM_NO_OF_ATOM_MODULES][MCU_17_GTM_NO_OF_ATOM_CHANNELS]

Name	Mcu_17_Gtm_AtomChUserData[MCU_17_GTM_NO_OF_ATOM_MODULES][MCU_17_GTM_NO_OF_ATOM_CHANNELS]	
Туре	uint16	
Description	Array to store user information for ATOM.	
Verification method	The generated structure is present in Mcu_17_TimerIp_Cfg.c file. The number of members in the structure depends on number of ATOM modules and channels available in the GTM module.	
	Bits 0-4 store the userid of the user of that module and channel. Refer section 1.4.1 for list of User ids.	
	Bits 8-11 store the logical channel id of the respective user.	



Mcu driver

Others bits are always 0.
In case the channel is reserved by PWM and if the configuration parameter
'McuGtmAtomAllocationConf/ McuAtomChannelEventHandledByDsadc' is set to
'True', the user is set as DSADC.
Refer section 1.4.1 for User id of DSADC.

Example(s)

Action

Reserve ATOM module 0 channel 5 (PWM logical channel id 0), ATOM module 3 channel 6 (PWM logical channel id 1), ATOM module 4 channel 4 (PWM logical channel id 2), ATOM module 5 channel 6 (PWM logical channel id 3), ATOM module 8 channel 3 (PWM logical channel id 4) for PWM

User Id for PWM is 3

Generated output

const uint16
Mcu_17_Gtm_AtomChUserData[MCU_17_GTM_
NO_OF_ATOM_MODULES][MCU_17_GTM_NO_OF_
ATOM_CHANNELS] =
{
 /* ATOM Module 0 */
 {
 0x0000,
 0x0000,
 0x0000,

0x0000,

0x0003, 0x0000,

0x0000

/* ATOM Module 1 */

},

0x0000,

0x0000,

0x0000,

0x0000,

0x0000,

0x0000, 0x0000

},

/* ATOM Module 2 */

{

0x0000,

0.00000,

0x0000, 0x0000,

0x0000,

0x0000,

infineon

```
0x0000,
  0x0000
},
/* ATOM Module 3 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0103,
  0x0000
} ,
/* ATOM Module 4 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0 \times 0203,
  0x0000,
  0x0000,
  0x0000
/* ATOM Module 5 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0303,
  0x0000
},
/* ATOM Module 6 */
{
  0x0000,
  0x0000,
```

(infineon

```
0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
} ,
/* ATOM Module 7 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
},
/* ATOM Module 8 */
  0x0000,
  0x0000,
  0x0000,
  0x0403,
  0x0000,
  0x0000,
  0x0000,
  0x0000
},
/* ATOM Module 9 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
},
```



```
/* ATOM Module 10 */
                              {
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000
                              },
                              /* ATOM Module 11 */
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000,
                                0x0000
                              }
                           };
Reserve ATOM module 0
                           const uint16
channel 5 (PWM logical
                           Mcu 17 Gtm AtomChUserData[MCU 17 GTM
channel id 0), ATOM module 3
                           NO OF ATOM MODULES] [MCU 17 GTM NO OF
channel 6 (PWM logical
                           ATOM CHANNELS] =
channel id 1), ATOM module 4
channel 4 (PWM logical
                              /* ATOM Module 0 */
channel id 2), ATOM module 5
                              {
channel 6 (PWM logical
channel id 3), ATOM module 8
                                0x0000,
channel 3 (PWM logical
                                0x0000,
channel id 4), ATOM module 9
                                0x0000,
channel 5 (PWM logical
                                0x0000,
channel id 5), ATOM module 11
channel 7 (PWM logical
                                0x0000,
channel id 6) for PWM
                                0x0003,
                                0x0000,
Set
                                0x0000
McuAtomChannelEventHandle
                              },
dByDsadc = True for ATOM
                              /* ATOM Module 1 */
module 3 channel 6
```

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
User Id for PWM is 3
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000
                            } ,
                            /* ATOM Module 2 */
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000
                            },
                            /* ATOM Module 3 */
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0107,
                              0x0000
                            },
                            /* ATOM Module 4 */
                              0x0000,
                              0x0000,
                              0x0000,
                              0x0000,
                              0 \times 0203,
                              0x0000,
```



```
0x0000,
  0x0000
},
/* ATOM Module 5 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0 \times 0303,
  0x0000
} ,
/* ATOM Module 6 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
/* ATOM Module 7 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
},
/* ATOM Module 8 */
{
  0x0000,
  0x0000,
```

infineon

```
0x0000,
  0x0403,
  0x0000,
  0x0000,
  0x0000,
  0x0000
} ,
/* ATOM Module 9 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0 \times 0503,
  0x0000,
  0x0000
},
/* ATOM Module 10 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000
},
/* ATOM Module 11 */
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0000,
  0x0603
```

RESTRICTED

MCAL Configuration Verification Manual for Mcu

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Mcu driver

	};

1.5 File: Mcu[_<variant>]_PBcfg.h

The generated header file contains the declaration of the root configuration structure. Post-build time configuration mechanism allows configurable functionality of MCU driver that is deployed as object code. The file is generated in 'inc' folder.

1.5.1 Structure: Mcu_Config[_<variant>]

Table 222 | Icu_17_TimerIp_Config_[_<varaint>]

Name	Mcu_Config[_ <variant>]</variant>		
Туре	Mcu_ConfigType		
Description	Declaration of root configuration structure of MCU driver which will be used during initialization.		
Verification method	The generated structure is present in Mcu[_ <variant>]_PBcfg.h file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>		
Example(s)	Action	Generated output	
	Configure MCU (variant- unaware)	<pre>extern const Mcu_ConfigType Mcu_Config;</pre>	
	Configure MCU (variant-aware. Variant name is 'Petrol')	<pre>extern const Mcu_ConfigType Mcu_Config_Petrol;</pre>	



Mcu driver

Revision history

Major changes since the last revision

Date	Version	Description
2020-10-13	5.0	Document Released
2020-10-13	4.1	Mcu driver chapter moved from MC- ISAR_TC3xx_Config_Verification_Manual_Basic.pdf to this document
		Added structure member GtmTimInSelCfg (Section 1.3.7.9).
		Added structure member Evruvmon (Section 1.3.4.6).
		Added structure member EvrmonCtrl (Section 1.3.4.7).
2020-06-22	4.0	Document Released
2020-06-22	3.1	 Added macro MCU_GTM_NO_OF_TOUTSEL_AVAILABLE (Section 1.1.30)
		 Structure member RamData and RamWriteSize added in Mcu_kRamConfiguration_Config (Section 1.3.2)
		Updated structure Mcu_kGtmConfiguration (Section 1.3.7)
		 Added members GtmToutSelCfg (Section 1.3.7.7) and GtmToutSelCfgMsk (Section 1.3.7.8)
		Added macro MCU_TBU_CH_EN_MSK (Section 1.1.34)
		 Added macro MCU_GTM_TO_DSADC_TRIG_AVAILABLE (Section 1.1.32)
		 Added new macros MCU_SYSCLK_FREQ (section 1.1.36) and MCU_SYSCLK_OSCVAL (section 1.1.43)
2019-06-25	3.0	Document Released
2019-06-21	2.2	Incorporated review comments of Gerrit 61373
2019-06-20	2.1	Updated document for
		 Added new macros (section 1.1.36, 1.1.37, 1.1.39
		 Updated generation logic for Mcu_17_Gtm_TomChUserData and Mcu_17_Gtm_AtomChUserData with examples
2019-02-26	1.10.0_2.0	Added Pbcfg.h file
2019-02-25	1.10.0_1.0	Initial Release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-10-13 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference Doc_Number

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.