

# MCAL Configuration Verification Manual for ADC

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family

### About this document

#### Scope and purpose

This Configuration Data Reference document is applicable to all TC3xx devices in the TriCore™ AURIX™ family of 32-bit microcontrollers.

The purpose of this document is to facilitate the integrator to verify the generated code based on the input configuration parameters. This document describes details of structures, defines, macros and variables generated from the configuration parameters.

#### Intended audience

This document is intended for integrators who need to understand the logic of the generated configuration code of AURIX™ AUTOSAR MCAL.

#### Reference documents

This document should be read in conjunction with the following documents:

- AURIX™ TC3xx MCAL User Manual ADC

## Table of contents

<b>About this document.....</b>	<b>1</b>
<b>Table of contents.....</b>	<b>2</b>
<b>1    Adc driver.....</b>	<b>6</b>
1.1    File: Adc_Cfg.h .....	6
1.1.1    Macro: ADC_AR_RELEASE_MAJOR_VERSION.....	6
1.1.2    Macro: ADC_AR_RELEASE_MINOR_VERSION .....	6
1.1.3    Macro: ADC_AR_RELEASE_REVISION_VERSION.....	6
1.1.4    Macro: ADC_SW_MAJOR_VERSION .....	7
1.1.5    Macro: ADC_SW_MINOR_VERSION .....	7
1.1.6    Macro: ADC_SW_PATCH_VERSION .....	7
1.1.7    Macro: ADC_SAFETY_ENABLE .....	8
1.1.8    Macro: ADC_INIT_CHECK_API.....	8
1.1.9    Macro: ADC_RUN_TIME_API_MODE .....	8
1.1.10   Macro: ADC_INIT_DEINIT_API_MODE.....	9
1.1.11   Macro: ADC_DEV_ERROR_DETECT .....	9
1.1.12   Macro: ADC_MULTICORE_ERROR_DETECT .....	9
1.1.13   Macro: ADC_RUNTIME_ERROR_DETECT .....	10
1.1.14   Macro: ADC_ENABLE_START_STOP_GROUP_API.....	10
1.1.15   Macro: ADC_DEINIT_API.....	10
1.1.16   Macro: ADC_HW_TRIGGER_API.....	11
1.1.17   Macro: ADC_READ_GROUP_API.....	11
1.1.18   Macro: ADC_STARTUP_CALIB_API.....	11
1.1.19   Macro: ADC_TRIGGER_ONE_CONV_ENABLE.....	11
1.1.20   Macro: ADC_ENABLE_LIMIT_CHECK.....	12
1.1.21   Macro: ADC_EMUX_ENABLE.....	12
1.1.22   Macro: ADC_GRP_NOTIF_CAPABILITY .....	12
1.1.23   Macro: ADC_VERSION_INFO_API .....	13
1.1.24   Macro: ADC_ENABLE_QUEUEING .....	13
1.1.25   Macro: ADC_PRIORITY_IMPLEMENTATION .....	13
1.1.26   Macro: ADC_RESULT_HANDLING_IMPLEMENTATION .....	14
1.1.27   Macro: ADC_SLEEP_MODE_CFG .....	14
1.1.28   Macro: ADC_RESULT_ALIGNMENT .....	14
1.1.29   Macro: ADC_SUPPLY_VOLTAGE.....	15
1.1.30   Macro: ADC_SYNC_CONV_ENABLE.....	15
1.1.31   Macro: ADC_MAX_CH_CONV_TIME.....	15
1.1.32   Macro: ADC_LOW_POWER_STATE_SUPPORT .....	16
1.1.33   Macro: ADC_POWER_MODES_AVAILABLE .....	16
1.1.34   Macro: ADC_CLC_FAILURE_DEM_NOTIF .....	17
1.1.35   Macro: ADC_E_CLC_FAILURE .....	17
1.1.36   Macro: ADC_CONV_STOP_TIME_DEM_NOTIF.....	18
1.1.37   Macro: ADC_E_CONV_STOP_TIME_FAILURE .....	18
1.1.38   Macro: ADC_MAX_GROUPS .....	18
1.1.39   Macro: ADC[Y]_KERNEL_INDEX_CORE[X] .....	19
1.1.40   Macro: ADCX_KERNEL_INDEX_CORE[Y] .....	20
1.1.41   Macro: ADC_KERNEL_USED_COUNT_CORE[X] .....	21
1.1.42   Macro: ADC_MAX_KERNELS .....	22

## Table of contents

1.1.43	Macro: ADC_MAX_KERNEL_ID.....	22
1.1.44	Macro: ADC_LAST_PRIMARY_KERNELID .....	22
1.1.45	Macro: ADC_REQSRC_COUNT.....	22
1.1.46	Macro: ADC_REQSRC_USED_COUNT .....	23
1.1.47	Macro: ADC_SECONDARY_KERNEL_AVAILABLE.....	23
1.1.48	Macro: ADC_GTM_AVAILABLE .....	24
1.1.49	Macro: AdcConf_AdcChannel_<AdcChannelName>.....	24
1.1.50	Macro: AdcConf_AdcGroup_<AdcGroupName> .....	24
1.1.51	Macro: AdcConf_AdcPowerStateConfig_<AdcPowerStateConfigName> .....	25
1.2	File: Adc[_<variant>]_PBcfg.c .....	25
1.2.1	Structure: Adc_Config[_<variant>].....	26
1.2.1.1	Member: GlobalCfgPtr .....	27
1.2.1.2	Member: CoreCfgPtr [6] .....	27
1.2.2	Structure: Adc_kCore<x>_Config[_<variant>] .....	30
1.2.2.1	Member: HwUnitCfgPtr.....	31
1.2.3	Structure: Adc_kGlob_Config[_<variant>] .....	33
1.2.3.1	Member: GlobalCfg .....	33
1.2.3.2	Member: GlobInputClass0Cfg.....	34
1.2.3.3	Member: GlobInputClass1Cfg.....	35
1.2.3.4	Member: GlobEmuxGrpInterfaceCfg .....	37
1.2.4	Structure: Adc_kHwUnit<x>_Config[_<variant>].....	37
1.2.4.1	Member: HwCfgPtr.....	39
1.2.4.2	Member: ChCfgPtr.....	39
1.2.4.3	Member: GrpCfgPtr .....	39
1.2.4.4	Member: SwTrigGrpMask.....	40
1.2.4.5	Member: HwTrigGrpMask .....	40
1.2.4.6	Member: SyncConvMode .....	41
1.2.4.7	Member: SlaveKernels[ADC_KERNELS_PER_SYNGRP - 1U] .....	41
1.2.4.8	Member: NoOfGroups .....	42
1.2.4.9	Member: SRNUsed .....	43
1.2.5	Structure: Adc_kHwUnit[x]Hw_Config[_<variant>].....	43
1.2.5.1	Member: GrpAnalogFuncCfg.....	44
1.2.5.2	Member: GrpArbitCfg .....	46
1.2.5.3	Member: GrpArbitPrioCfg .....	47
1.2.5.4	Member: KernelInputClass0Cfg.....	48
1.2.5.5	Member: KernelInputClass1Cfg.....	49
1.2.5.6	Member: GrpSyncCtrlCfg .....	50
1.2.6	Structure: Adc_kHwUnit[x]Ch_Config[_<variant>][y] .....	51
1.2.6.1	Member: ChannelChctrCfg .....	53
1.2.6.2	Member: BoundaryValues.....	54
1.2.6.3	Member: AnChannelNo.....	55
1.2.6.4	Member: LimitCheckEnabled .....	56
1.2.7	Structure: Adc_kHwUnit[x]Grp_Config[_<variant>][y] .....	56
1.2.7.1	Member: NotifyPtr.....	62
1.2.7.2	Member: GroupDefinition .....	63
1.2.7.3	Member: GtmTrigCfg.....	63
1.2.7.4	Member: GtmGateCfg .....	64
1.2.7.5	Member: EruTrigCfg .....	64
1.2.7.6	Member: EruGateCfg.....	64

## Table of contents

1.2.7.7	Member: GroupQCtrlCfg .....	65
1.2.7.8	Member: GroupQModeCfg .....	66
1.2.7.9	Member: AliasChCfg .....	67
1.2.7.10	Member: GrpReqTmCfg .....	68
1.2.7.11	Member: ChannelMask .....	68
1.2.7.12	Member: ResultRegMask .....	69
1.2.7.13	Member: SyncChannelMask .....	69
1.2.7.14	Member: SyncResultRegMask .....	70
1.2.7.15	Member: TriggerSource .....	71
1.2.7.16	Member: ConvMode .....	71
1.2.7.17	Member: AccessMode .....	71
1.2.7.18	Member: StreamMode .....	72
1.2.7.19	Member: NumOfSamples .....	72
1.2.7.20	Member: HwTrigType .....	72
1.2.7.21	Member: HwGateType .....	73
1.2.7.22	Member: GrpPriority .....	73
1.2.7.23	Member: NoOfChannels .....	74
1.2.7.24	Member: LimitCheckGroup .....	75
1.2.7.25	Member: GrpEmuxCfg .....	75
1.2.7.26	Member: DiagnosticChGrp .....	76
1.2.8	Structure: Adc_kHwUnit[x]Grp[name]_Config[_<variant>][y] .....	76
1.2.8.1	Member: ASChannelId .....	77
1.2.8.2	Member: AnalogChannelNo .....	78
1.2.8.3	Member: ResultReg .....	78
1.2.8.4	Member: AnChDiagnosticsCfg .....	79
1.2.9	Structure: Adc_kHwUnit[x]Grp[name]EruTrig_Config[_<variant>] .....	80
1.2.9.1	Member: EruEicrCfg .....	81
1.2.9.2	Member: EruIgcrCfg .....	81
1.2.9.3	Member: ErsChannel .....	82
1.2.9.4	Member: OguChannel .....	82
1.2.10	Structure: Adc_kHwUnit[x]Grp[name]EruGate_Config[_<variant>] .....	83
1.2.10.1	Member: EruEicrCfg .....	83
1.2.10.2	Member: EruIgcrCfg .....	84
1.2.10.3	Member: ErsChannel .....	85
1.2.10.4	Member: OguChannel .....	85
1.2.11	Structure: Adc_kHwUnit[x]Grp[name]GtmTrig_Config[_<variant>] .....	86
1.2.11.1	Member: TimerType .....	87
1.2.11.2	Member: TimerId .....	87
1.2.11.3	Member: TimerChCtrlReg .....	88
1.2.11.4	Member: TimerChCN0Reg .....	88
1.2.11.5	Member: TimerChCM0Reg .....	89
1.2.11.6	Member: TimerChCM1Reg .....	91
1.2.11.7	Member: TimerChSR0Reg .....	94
1.2.11.8	Member: TimerChSR1Reg .....	95
1.2.11.9	Member: TimerChIntEnMode .....	97
1.2.12	Structure: Adc_kHwUnit[x]Grp[name]GtmGate_Config[_<variant>] .....	97
1.2.12.1	Member: TimerType .....	98
1.2.12.2	Member: TimerId .....	99
1.2.12.3	Member: TimerChCtrlReg .....	99

---

**Table of contents**

1.2.12.4	Member: TimerChCN0Reg .....	100
1.2.12.5	Member: TimerChCM0Reg .....	101
1.2.12.6	Member: TimerChCM1Reg .....	103
1.2.12.7	Member: TimerChSR0Reg .....	104
1.2.12.8	Member: TimerChSR1Reg .....	107
1.2.12.9	Member: TimerChIntEnMode .....	108
1.2.13	Function declaration: Adc_NotifyFnPtrType .....	109
1.3	File: Adc[_<variant>]_PBcfg.h .....	109
1.3.1	Structure: Adc_Config[_<variant>] .....	109
<b>Revision history.....</b>		<b>111</b>

## 1 Adc driver

This chapter describes the details of the configuration data generated from the Adc driver.

### 1.1 File: Adc\_Cfg.h

The generated header file contains all pre-compile configuration parameters. Pre-compile time configuration allows decoupling of the static configuration from implementation. The file is generated in 'inc' folder.

#### 1.1.1 Macro: ADC\_AR\_RELEASE\_MAJOR\_VERSION

**Table 1 ADC\_AR\_RELEASE\_MAJOR\_VERSION**

<b>Name</b>	ADC_AR_RELEASE_MAJOR_VERSION	
<b>Description</b>	Major version number of AUTOSAR release on which the Adc implementation is based on.	
<b>Verification method</b>	The macro is generated with the value present in 'CommonPublishedInformation/ArMajorVersion'.  <i>Note: The macro is not user configurable.</i>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc_Cfg.h file with ArMajorVersion 4	#define ADC_AR_RELEASE_MAJOR_VERSION (4U)

#### 1.1.2 Macro: ADC\_AR\_RELEASE\_MINOR\_VERSION

**Table 2 ADC\_AR\_RELEASE\_MINOR\_VERSION**

<b>Name</b>	ADC_AR_RELEASE_MINOR_VERSION	
<b>Description</b>	Minor version number of AUTOSAR release on which the Adc implementation is based on.	
<b>Verification method</b>	The macro is generated with the value present in 'CommonPublishedInformation/ArMinorVersion'.  <i>Note: The macro is not user configurable.</i>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc_Cfg.h file with ArMinorVersion 2	#define ADC_AR_RELEASE_MINOR_VERSION (2U)

#### 1.1.3 Macro: ADC\_AR\_RELEASE\_REVISION\_VERSION

**Table 3 ADC\_AR\_RELEASE\_REVISION\_VERSION**

<b>Name</b>	ADC_AR_RELEASE_REVISION_VERSION	
<b>Description</b>	Revision version number of AUTOSAR release on which the Adc implementation is	

	based on.	
<b>Verification method</b>	The macro is generated with the value present in 'CommonPublishedInformation/ArPatchVersion'.	
	<i>Note: The macro is not user configurable.</i>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc_Cfg.h file with ArPatchVersion 2	#define ADC_AR_RELEASE_REVISION_VERSION (2U)

### 1.1.4 Macro: ADC\_SW\_MAJOR\_VERSION

**Table 4 ADC\_SW\_MAJOR\_VERSION**

<b>Name</b>	ADC_SW_MAJOR_VERSION	
<b>Description</b>	Major version number of the Adc module.	
<b>Verification method</b>	The macro is generated with the value present in 'CommonPublishedInformation/SwMajorVersion'.	
	<i>Note: The macro is not user configurable.</i>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc_Cfg.h file with SwMajorVersion 10	#define ADC_SW_MAJOR_VERSION (10U)

### 1.1.5 Macro: ADC\_SW\_MINOR\_VERSION

**Table 5 ADC\_SW\_MINOR\_VERSION**

<b>Name</b>	ADC_SW_MINOR_VERSION	
<b>Description</b>	Minor version number of the Adc module.	
<b>Verification method</b>	The macro is generated with the value present in 'CommonPublishedInformation/SwMinorVersion'.	
	<i>Note: The macro is not user configurable.</i>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc_Cfg.h file with SwMinorVersion 10	#define ADC_SW_MINOR_VERSION (10U)

### 1.1.6 Macro: ADC\_SW\_PATCH\_VERSION

**Table 6 ADC\_SW\_PATCH\_VERSION**

<b>Name</b>	ADC_SW_PATCH_VERSION	
<b>Description</b>	Patch version number of the Adc module.	

<b>Verification method</b>	The macro is generated with the value present in 'CommonPublishedInformation/SwPatchVersion'.	
	<i>Note: The macro is not user configurable.</i>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc_Cfg.h file with SwPatchVersion 0	#define ADC_SW_PATCH_VERSION (0U)

### 1.1.7 Macro: ADC\_SAFETY\_ENABLE

**Table 7 ADC\_SAFETY\_ENABLE**

<b>Name</b>	ADC_SAFETY_ENABLE	
<b>Description</b>	Enables/disables the safety features.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcSafetyEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcSafetyEnable = True	#define ADC_SAFETY_ENABLE (STD_ON)
	AdcSafetyEnable = False	#define ADC_SAFETY_ENABLE (STD_OFF)

### 1.1.8 Macro: ADC\_INIT\_CHECK\_API

**Table 8 ADC\_INIT\_CHECK\_API**

<b>Name</b>	ADC_INIT_CHECK_API	
<b>Description</b>	Enables/disables the Adc_Init_Check API.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcInitCheckApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcInitCheckApi = True	#define ADC_INIT_CHECK_API (STD_ON)
	AdcInitCheckApi = False	#define ADC_INIT_CHECK_API (STD_OFF)

### 1.1.9 Macro: ADC\_RUN\_TIME\_API\_MODE

**Table 9 ADC\_RUN\_TIME\_API\_MODE**

<b>Name</b>	ADC_RUN_TIME_API_MODE	
<b>Description</b>	Decides the mode of execution of Run Time API's.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcRuntimeApiMode configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcRuntimeApiMode = True	#define ADC_RUN_TIME_API_MODE (STD_ON)



AdcRuntimeApiMode = False	#define ADC_RUN_TIME_API_MODE (STD_OFF)
---------------------------	--

### 1.1.10 Macro: ADC\_INIT\_DEINIT\_API\_MODE

**Table 10 ADC\_INIT\_DEINIT\_API\_MODE**

<b>Name</b>	ADC_INIT_DEINIT_API_MODE	
<b>Description</b>	Determines the mode of execution of Init and DeInit API's.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcInitDeInitApiMode configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcInitDeInitApiMode = True	#define ADC_INIT_DEINIT_API_MODE (STD_ON)
	AdcInitDeInitApiMode = False	#define ADC_INIT_DEINIT_API_MODE (STD_OFF)

### 1.1.11 Macro: ADC\_DEV\_ERROR\_DETECT

**Table 11 ADC\_DEV\_ERROR\_DETECT**

<b>Name</b>	ADC_DEV_ERROR_DETECT	
<b>Description</b>	Enables/disables the Development Error Detection.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcDevErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcDevErrorDetect = True	#define ADC_DEV_ERROR_DETECT (STD_ON)
	AdcDevErrorDetect = False	#define ADC_DEV_ERROR_DETECT (STD_OFF)

### 1.1.12 Macro: ADC\_MULTICORE\_ERROR\_DETECT

**Table 12 ADC\_MULTICORE\_ERROR\_DETECT**

<b>Name</b>	ADC_MULTICORE_ERROR_DETECT	
<b>Description</b>	Enables/disables the MultiCore DET Check.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcMultiCoreErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcMultiCoreErrorDetect = True	#define ADC_MULTICORE_ERROR_DETECT (STD_ON)
	AdcMultiCoreErrorDetect = False	#define ADC_MULTICORE_ERROR_DETECT (STD_OFF)

### 1.1.13 Macro: ADC\_RUNTIME\_ERROR\_DETECT

**Table 13 ADC\_RUNTIME\_ERROR\_DETECT**

<b>Name</b>	ADC_RUNTIME_ERROR_DETECT	
<b>Description</b>	Enables/disables the Run-time Error Detection.	
<b>Verification method</b>	<p>The macro is generated as STD_ON if AdcRunTimeErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.</p> <p><i>Note: The macro is applicable only for AUTOSAR version 4.4.0.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcRunTimeErrorDetect = True	#define ADC_RUNTIME_ERROR_DETECT (STD_ON)
	AdcRunTimeErrorDetect = False	#define ADC_RUNTIME_ERROR_DETECT (STD_OFF)

### 1.1.14 Macro: ADC\_ENABLE\_START\_STOP\_GROUP\_API

**Table 14 ADC\_ENABLE\_START\_STOP\_GROUP\_API**

<b>Name</b>	ADC_ENABLE_START_STOP_GROUP_API	
<b>Description</b>	Enables/disables the Adc_StartGroupConversion and Adc_StopGroupConversion API's.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcEnableStartStopGroupApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcEnableStartStopGroupApi = True	#define ADC_ENABLE_START_STOP_GROUP_API (STD_ON)
	AdcEnableStartStopGroupApi = False	#define ADC_ENABLE_START_STOP_GROUP_API (STD_OFF)

### 1.1.15 Macro: ADC\_DEINIT\_API

**Table 15 ADC\_DEINIT\_API**

<b>Name</b>	ADC_DEINIT_API	
<b>Description</b>	Enables/disables the Adc_DeInit API.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcDeInitApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcDeInitApi = True	#define ADC_DEINIT_API (STD_ON)
	AdcDeInitApi = False	#define ADC_DEINIT_API (STD_OFF)

### 1.1.16 Macro: ADC\_HW\_TRIGGER\_API

**Table 16 ADC\_HW\_TRIGGER\_API**

<b>Name</b>	ADC_HW_TRIGGER_API	
<b>Description</b>	Enables/disables the Adc_EnableHardwareTrigger and Adc_DisableHardwareTrigger API's.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcHwTriggerApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcHwTriggerApi = True	#define ADC_HW_TRIGGER_API (STD_ON)
	AdcHwTriggerApi = False	#define ADC_HW_TRIGGER_API (STD_OFF)

### 1.1.17 Macro: ADC\_READ\_GROUP\_API

**Table 17 ADC\_READ\_GROUP\_API**

<b>Name</b>	ADC_READ_GROUP_API	
<b>Description</b>	Enables/disables the Adc_ReadGroup API.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcReadGroupApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcReadGroupApi = True	#define ADC_READ_GROUP_API (STD_ON)
	AdcReadGroupApi = False	#define ADC_READ_GROUP_API (STD_OFF)

### 1.1.18 Macro: ADC\_STARTUP\_CALIB\_API

**Table 18 ADC\_STARTUP\_CALIB\_API**

<b>Name</b>	ADC_STARTUP_CALIB_API	
<b>Description</b>	Enables/disables the Adc_GetStartupCalStatus and Adc_TriggerStartupCal API's.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcStartupCalibApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcStartupCalibApi = True	#define ADC_STARTUP_CALIB_API (STD_ON)
	AdcStartupCalibApi = False	#define ADC_STARTUP_CALIB_API (STD_OFF)

### 1.1.19 Macro: ADC\_TRIGGER\_ONE\_CONV\_ENABLE

**Table 19 ADC\_TRIGGER\_ONE\_CONV\_ENABLE**

<b>Name</b>	ADC_TRIGGER_ONE_CONV_ENABLE	
<b>Description</b>	Enables/disables the Dummy Conversion before the startup calibration.	

<b>Verification method</b>	The macro is generated as STD_ON if AdcTriggerOneConversionEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcTriggerOneConversionEnable = True	#define ADC_TRIGGER_ONE_CONV_ENABLE (STD_ON)
	AdcTriggerOneConversionEnable = False	#define ADC_TRIGGER_ONE_CONV_ENABLE (STD_OFF)

### 1.1.20 Macro: ADC\_ENABLE\_LIMIT\_CHECK

**Table 20 ADC\_ENABLE\_LIMIT\_CHECK**

<b>Name</b>	ADC_ENABLE_LIMIT_CHECK	
<b>Description</b>	Enables/disables the limit checking feature of ADC.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcEnableLimitCheck configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcEnableLimitCheck = True	#define ADC_ENABLE_LIMIT_CHECK (STD_ON)
	AdcEnableLimitCheck = False	#define ADC_ENABLE_LIMIT_CHECK (STD_OFF)

### 1.1.21 Macro: ADC\_EMUX\_ENABLE

**Table 21 ADC\_EMUX\_ENABLE**

<b>Name</b>	ADC_EMUX_ENABLE	
<b>Description</b>	Enables/disables the EMUX feature of ADC.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcEmuxEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcEmuxEnable = True	#define ADC_EMUX_ENABLE (STD_ON)
	AdcEmuxEnable = False	#define ADC_EMUX_ENABLE (STD_OFF)

### 1.1.22 Macro: ADC\_GRP\_NOTIF\_CAPABILITY

**Table 22 ADC\_GRP\_NOTIF\_CAPABILITY**

<b>Name</b>	ADC_GRP_NOTIF_CAPABILITY	
<b>Description</b>	Enables/disables the Notification capability of ADC.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcGrpNotifCapability configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcGrpNotifCapability = True	#define ADC_GRP_NOTIF_CAPABILITY

	(STD_ON)
AdcGrpNotifCapability = False	#define ADC_GRP_NOTIF_CAPABILITY (STD_OFF)

### 1.1.23 Macro: ADC\_VERSION\_INFO\_API

**Table 23 ADC\_VERSION\_INFO\_API**

<b>Name</b>	ADC_VERSION_INFO_API	
<b>Description</b>	Enables/disables Adc_GetVersionInfo API	
<b>Verification method</b>	The macro is generated as STD_ON if AdcVersionInfoApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcVersionInfoApi = True	#define ADC_VERSION_INFO_API (STD_ON)
	AdcVersionInfoApi = False	#define ADC_VERSION_INFO_API (STD_OFF)

### 1.1.24 Macro: ADC\_ENABLE\_QUEUEING

**Table 24 ADC\_ENABLE\_QUEUEING**

<b>Name</b>	ADC_ENABLE_QUEUEING	
<b>Description</b>	Enables/disables the Queuing mechanism when priority mechanism is disabled.	
<b>Verification method</b>	<p>The macro is generated as STD_ON if AdcEnableQueuing configuration parameter is set to 'True' else the macro is generated as STD_OFF.</p> <p><i>Note: This macro generates the configured value of AdcEnableQueuing parameter only when AdcGeneral/AdcEnableStartStopGroupApi = 'true' and AdcGeneral/AdcPriorityImplementation = 'ADC_PRIORITY_NONE' otherwise always generates as STD_OFF.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcEnableQueuing = True	#define ADC_ENABLE_QUEUEING (STD_ON)
	AdcEnableQueuing = False	#define ADC_ENABLE_QUEUEING (STD_OFF)

### 1.1.25 Macro: ADC\_PRIORITY\_IMPLEMENTATION

**Table 25 ADC\_PRIORITY\_IMPLEMENTATION**

<b>Name</b>	ADC_PRIORITY_IMPLEMENTATION	
<b>Description</b>	Determines the type of prioritization mechanism.	
<b>Verification method</b>	The macro is generated as a numeric value which corresponds to the number of elements in the list 'AdcGeneral/AdcPriorityImplementation'.	

Example(s)	Action	Generated output
	Set AdcPriorityImplementation as ADC_PRIORITY_NONE	#define ADC_PRIORITY_IMPLEMENTATION (ADC_PRIORITY_NONE)
	Set AdcPriorityImplementation as ADC_PRIORITY_HW	#define ADC_PRIORITY_IMPLEMENTATION (ADC_PRIORITY_HW)
	Set AdcPriorityImplementation as ADC_PRIORITY_HW_SW	#define ADC_PRIORITY_IMPLEMENTATION (ADC_PRIORITY_HW_SW)

### 1.1.26 Macro: ADC\_RESULT\_HANDLING\_IMPLEMENTATION

**Table 26 ADC\_RESULT\_HANDLING\_IMPLEMENTATION**

<b>Name</b>	ADC_RESULT_HANDLING_IMPLEMENTATION	
<b>Description</b>	Determines the type of result handling mechanism.	
<b>Verification method</b>	The macro is generated as a numeric value which corresponds to the number of elements in the list 'AdcGeneral/ AdcResultHandlingImplementation'.	
Example(s)	Action	Generated output
	Set AdcResultHandlingImplementation as ADC_INTERRUPT_MODE_RESULT_HANDLING	#define ADC_RESULT_HANDLING_IMPLEMENTATION (ADC_INTERRUPT_MODE_RESULT_HANDLING)
	Set AdcResultHandlingImplementation as ADC_DMA_MODE_RESULT_HANDLING	#define ADC_RESULT_HANDLING_IMPLEMENTATION (ADC_DMA_MODE_RESULT_HANDLING)

### 1.1.27 Macro: ADC\_SLEEP\_MODE\_CFG

**Table 27 ICU\_17\_TIMERIP\_EDGE\_DETECT\_API**

<b>Name</b>	ADC_SLEEP_MODE_CFG	
<b>Description</b>	Determines the status of Sleep mode.	
<b>Verification method</b>	The macro is generated as a numeric value which corresponds to the number of elements in the list 'AdcGeneral/ AdcSleepMode'.	
Example(s)	Action	Generated output
	Set AdcSleepMode as ADC_SLEEP_MODE_ACCEPT	#define ADC_SLEEP_MODE_CFG (ADC_SLEEP_MODE_ACCEPT)
	Set AdcSleepMode as ADC_SLEEP_MODE_REJECT	#define ADC_SLEEP_MODE_CFG (ADC_SLEEP_MODE_REJECT)

### 1.1.28 Macro: ADC\_RESULT\_ALIGNMENT

**Table 28 ADC\_RESULT\_ALIGNMENT**

<b>Name</b>	ADC_RESULT_ALIGNMENT
-------------	----------------------

<b>Description</b>	Determines the type of Result Alignment.	
<b>Verification method</b>	The macro is generated as a numeric value which corresponds to the number of elements in the list 'AdcGeneral/ AdcResultAlignment'.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Set AdcResultAlignment as ADC_ALIGN_RIGHT	#define ADC_RESULT_ALIGNMENT (ADC_ALIGN_RIGHT)
	Set AdcResultAlignment as ADC_ALIGN_LEFT	#define ADC_RESULT_ALIGNMENT (ADC_ALIGN_LEFT)

### 1.1.29 Macro: ADC\_SUPPLY\_VOLTAGE

**Table 29 ADC\_SUPPLY\_VOLTAGE**

<b>Name</b>	ADC_SUPPLY_VOLTAGE	
<b>Description</b>	Determines the type of Supply Voltage.	
<b>Verification method</b>	The macro is generated as a numeric value which corresponds to the number of elements in the list 'AdcGeneral/ AdcSupplyVoltage'.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Set AdcSupplyVoltage as ADC_VOLTAGE_CONTROLLED_BY_SUPPLY	#define ADC_SUPPLY_VOLTAGE (ADC_VOLTAGE_CONTROLLED_BY_SUPPLY)
	Set AdcSupplyVoltage as ADC_VOLTAGE_5V	#define ADC_SUPPLY_VOLTAGE (ADC_VOLTAGE_5V)
	Set AdcSupplyVoltage as ADC_VOLTAGE_3P3V	#define ADC_SUPPLY_VOLTAGE (ADC_VOLTAGE_3P3V)

### 1.1.30 Macro: ADC\_SYNC\_CONV\_ENABLE

**Table 30 ADC\_RESULT\_ALIGNMENT**

<b>Name</b>	ADC_SYNC_CONV_ENABLE	
<b>Description</b>	Enables/disables the synchronous conversions across ADC HW groups.	
<b>Verification method</b>	The macro is generated as STD_ON if AdcSyncConvEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	AdcSyncConvEnable = True	#define ADC_SYNC_CONV_ENABLE (STD_ON)
	AdcSyncConvEnable = False	#define ADC_SYNC_CONV_ENABLE (STD_OFF)

### 1.1.31 Macro: ADC\_MAX\_CH\_CONV\_TIME

**Table 31 ADC\_MAX\_CH\_CONV\_TIME**

<b>Name</b>	ADC_MAX_CH_CONV_TIME	
<b>Description</b>	Determines the maximum channel conversion time in terms of wait loop count.	

<b>Verification method</b>	The macro is generated as a numeric value set in the configuration parameter 'AdcGeneral/ AdcMaxChConvTimeCount'.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Set AdcMaxChConvTimeCount as 0	#define ADC_MAX_CH_CONV_TIME (0U)
	Set AdcMaxChConvTimeCount as 6000	#define ADC_MAX_CH_CONV_TIME (6000U)
	Set AdcMaxChConvTimeCount as 16962	#define ADC_MAX_CH_CONV_TIME (16962U)

### 1.1.32 Macro: ADC\_LOW\_POWER\_STATE\_SUPPORT

**Table 32 ADC\_LOW\_POWER\_STATE\_SUPPORT**

<b>Name</b>	ADC_LOW_POWER_STATE_SUPPORT	
<b>Description</b>	Enables/disables the low power states support features of ADC.	
<b>Verification method</b>	<p>The macro is generated as STD_ON if AdcLowPowerStatesSupport configuration parameter is set to 'True' else the macro is generated as STD_OFF.</p> <p><i>Note: This macro is configurable only when AdcLowPowerStatesSupport parameter exists.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Set AdcLowPowerStatesSupport as True	#define ADC_LOW_POWER_STATE_SUPPORT (STD_ON)
	Set AdcLowPowerStatesSupport as False	#define ADC_LOW_POWER_STATE_SUPPORT (STD_OFF)

### 1.1.33 Macro: ADC\_POWER\_MODES\_AVAILABLE

**Table 33 ADC\_POWER\_MODES\_AVAILABLE**

<b>Name</b>	ADC_POWER_MODES_AVAILABLE	
<b>Description</b>	Determines the bit state for configured power modes with decreasing power consumptions based on the instances of Adc power state configurations i.e. bit position 0 indicates the 1st instances, bit position 1 indicates the 2nd instances so on..	
<b>Verification method</b>	The macro is generated as a numeric value set in the configuration parameter 'AdcGeneral/AdcPowerStateConfig/AdcPowerState'.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Set AdcPowerState as 0	#define ADC_POWER_MODES_AVAILABLE (0x00000001U)



Set AdcPowerState as 0 and 2	#define ADC_POWER_MODES_AVAILABLE (0x00000005U)
Set AdcPowerState as 0,1,2 and 3	#define ADC_POWER_MODES_AVAILABLE (0x0000000FU)

### 1.1.34 Macro: ADC\_CLC\_FAILURE\_DEM\_NOTIF

**Table 34 ADC\_CLC\_FAILURE\_DEM\_NOTIF**

<b>Name</b>	ADC_CLC_FAILURE_DEM_NOTIF	
<b>Description</b>	Enables/disables the DEM for CLC failure.	
<b>Verification method</b>	The macro is generated as a numeric value when the configuration parameter contains the 'AdcDemEventParameterRefs/AdcClcFailureNotification'.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure DEM name as AdcClcFailure in DemEventParameter container.	#define ADC_CLC_FAILURE_DEM_NOTIF (ADC_ENABLE_DEM_REPORT)  #define ADC_E_CLC_FAILURE (DemConf_DemEventParameter_AdcClcFailure)
	AdcClcFailureNotification does not contain Dem event parameter.	#define ADC_CLC_FAILURE_DEM_NOTIF (ADC_DISABLE_DEM_REPORT) .

### 1.1.35 Macro: ADC\_E\_CLC\_FAILURE

**Table 35 ADC\_E\_CLC\_FAILURE**

<b>Name</b>	ADC_E_CLC_FAILURE	
<b>Description</b>	DEM for CLC failure.	
<b>Verification method</b>	<p>The macro is generated as a DemConf_DemEventParameter_&lt;DemName&gt; based on DEM name configured in 'AdcDemEventParameterRefs/AdcClcFailureNotification'.</p> <p><i>Note: This macro generates only when configuration parameter contains in 'AdcDemEventParameterRefs/AdcClcFailureNotification'.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure DEM name as AdcClc in DemEventParameter container.	#define ADC_E_CLC_FAILURE (DemConf_DemEventParameter_AdcClc)
	Configure DEM name as AdcClcFailure in DemEventParameter container.	#define ADC_E_CLC_FAILURE (DemConf_DemEventParameter_AdcClcFailure)

### 1.1.36 Macro: ADC\_CONV\_STOP\_TIME\_DEM\_NOTIF

**Table 36 ADC\_CONV\_STOP\_TIME\_DEM\_NOTIF**

<b>Name</b>	ADC_CONV_STOP_TIME_DEM_NOTIF	
<b>Description</b>	Enables/disables the DEM for maximum channel conversion time to stop the conversion.	
<b>Verification method</b>	The macro is generated as a numeric value when the configuration parameter contains the 'AdcDemEventParameterRefs/ AdcConvStopTimeNotification'.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure DEM name as AdcStopConvFailure in DemEventParameter container.	<pre>#define ADC_CONV_STOP_TIME_DEM_NOTIF (ADC_ENABLE_DEM_REPORT)  #define ADC_E_CONV_STOP_TIME_FAILURE (DemConf_DemEventParameter_AdcStopConv)</pre>
	AdcConvStopTimeNotification does not contain Dem event parameter.	<pre>#define ADC_CONV_STOP_TIME_DEM_NOTIF (ADC_DISABLE_DEM_REPORT)</pre>

### 1.1.37 Macro: ADC\_E\_CONV\_STOP\_TIME\_FAILURE

**Table 37 ADC\_E\_CONV\_STOP\_TIME\_FAILURE**

<b>Name</b>	ADC_E_CONV_STOP_TIME_FAILURE	
<b>Description</b>	DEM for maximum channel conversion time to stop the conversion.	
<b>Verification method</b>	<p>The macro is generated as a DemConf_DemEventParameter_&lt;DemName&gt; based on DEM name configured in 'AdcDemEventParameterRefs/ AdcConvStopTimeNotification'.</p> <p><i>Note: This macro generates only when configuration parameter contains in 'AdcDemEventParameterRefs/ AdcConvStopTimeNotification'.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure DEM name as AdcStopConv in DemEventParameter container.	<pre>#define ADC_E_CONV_STOP_TIME_FAILURE (DemConf_DemEventParameter_AdcStopConv)</pre>
	Configure DEM name as AdcStopConvFailure in DemEventParameter container.	<pre>#define ADC_E_CONV_STOP_TIME_FAILURE (DemConf_DemEventParameter_AdcStopConvFailure)</pre>

### 1.1.38 Macro: ADC\_MAX\_GROUPS

**Table 38 ADC\_MAX\_GROUPS**

<b>Name</b>	ADC_MAX_GROUPS
<b>Description</b>	Indicates the maximum number of ADC Channel groups configured across HW units.

Verification method	The macro is generated as a total number of groups configured across HW units.	
Example(s)	Action	Generated output
	Configure 1 groups to HW unit1, Configure 3 groups to HW unit2, Configure 5 groups to HW unit3,	#define ADC_MAX_GROUPS (5)
	Configure 6 groups to HW unit1, Configure 16 groups to HW unit2, Configure 32 groups to HW unit3,	#define ADC_MAX_GROUPS (32)

### 1.1.39 Macro: ADC[Y]\_KERNEL\_INDEX\_CORE[X]

**Table 39** ADC[Y]\_KERNEL\_INDEX\_CORE[X]

Name	ADC[Y]_KERNEL_INDEX_CORE[X]	
Description	Indicates the array index for the HW unit 'Y' in core 'X' in the Adc_kKernelDataIndex structure. Where 'X' is ranging from 0 to 5 & 'Y' is ranging from 0 to 11 depends on HW Derivative.	
Verification method	The macro is generated as an array index for HW unit 'Y' in core 'X'.  <i>Note: HW units 'Y' not configured to core 'X' is assigned with 0xFFU.</i>	
Example(s)	Action	Generated output
	<ul style="list-style-type: none"> <li>Set ResourceMMasterCore as core0.</li> <li>Assign HW unit0 to core0,</li> <li>Assign HW unit5 to core0,</li> <li>Assign HW unit8 to core0.</li> </ul>	<pre>#define ADC0_KERNEL_INDEX_CORE0 (0U) #define ADC1_KERNEL_INDEX_CORE0 (0xFFU) #define ADC2_KERNEL_INDEX_CORE0 (0xFFU) #define ADC3_KERNEL_INDEX_CORE0 (0xFFU) #define ADC4_KERNEL_INDEX_CORE0 (0xFFU) #define ADC5_KERNEL_INDEX_CORE0 (1U) #define ADC6_KERNEL_INDEX_CORE0 (0xFFU) #define ADC7_KERNEL_INDEX_CORE0 (0xFFU) #define ADC8_KERNEL_INDEX_CORE0 (2U) #define ADC9_KERNEL_INDEX_CORE0 (0xFFU) #define ADC10_KERNEL_INDEX_CORE0 (0xFFU) #define ADC11_KERNEL_INDEX_CORE0 (0xFFU)</pre>
	<ul style="list-style-type: none"> <li>Set ResourceMMasterCore</li> </ul>	#define ADC0_KERNEL_INDEX_CORE3 (0xFFU)

as core3. <ul style="list-style-type: none"> <li>Assign HW unit1 to core3,</li> <li>Assign HW unit6 to core3,</li> <li>Assign HW unit11 to core3.</li> </ul>	<pre>#define ADC1_KERNEL_INDEX_CORE3 (0U) #define ADC2_KERNEL_INDEX_CORE3 (0xFFU) #define ADC3_KERNEL_INDEX_CORE3 (0xFFU) #define ADC4_KERNEL_INDEX_CORE3 (0xFFU) #define ADC5_KERNEL_INDEX_CORE3 (0xFFU) #define ADC6_KERNEL_INDEX_CORE3 (1U) #define ADC7_KERNEL_INDEX_CORE3 (0xFFU) #define ADC8_KERNEL_INDEX_CORE3 (0xFFU) #define ADC9_KERNEL_INDEX_CORE3 (0xFFU) #define ADC10_KERNEL_INDEX_CORE3 (0xFFU) #define ADC11_KERNEL_INDEX_CORE3 (2U)</pre>
<ul style="list-style-type: none"> <li>Set ResourceMMasterCore as core5.</li> <li>Assign HW unit11 to core5.</li> </ul>	<pre>#define ADC0_KERNEL_INDEX_CORE5 (0xFFU) #define ADC1_KERNEL_INDEX_CORE5 (0xFFU) #define ADC2_KERNEL_INDEX_CORE5 (0xFFU) #define ADC3_KERNEL_INDEX_CORE5 (0xFFU) #define ADC4_KERNEL_INDEX_CORE5 (0xFFU) #define ADC5_KERNEL_INDEX_CORE5 (0xFFU) #define ADC6_KERNEL_INDEX_CORE5 (0xFFU) #define ADC7_KERNEL_INDEX_CORE5 (0xFFU) #define ADC8_KERNEL_INDEX_CORE5 (0xFFU) #define ADC9_KERNEL_INDEX_CORE5 (0xFFU) #define ADC10_KERNEL_INDEX_CORE5 (0xFFU) #define ADC11_KERNEL_INDEX_CORE5 (0U)</pre>

### 1.1.40 Macro: ADCX\_KERNEL\_INDEX\_CORE[Y]

**Table 40** ADCX\_KERNEL\_INDEX\_CORE[Y]

Name	ADCX_KERNEL_INDEX_CORE[Y]	
Description	Indicates the group of all the HW units assigned to the core 'Y' in the Adc_kKernelDataIndex structure. Where ('Y' = Core ID starting from 0 to Max Cores available in the derivative).	
Verification method	The macro is generated as a numeric value of all the groups assigned to the core 'Y'.	
Example(s)	Action	Generated output
	<ul style="list-style-type: none"> <li>Set ResourceMMasterCore as core0.</li> <li>Assign HW unit0 to core0,</li> <li>Assign HW unit5 to core0,</li> <li>Assign HW unit8 to core0.</li> </ul>	<pre>/** Group of all the indexes used for all the KERNELs on CPU Core0 */ #define ADCX_KERNEL_INDEX_CORE0 ADC0_KERNEL_INDEX_CORE0, \ ADC1_KERNEL_INDEX_CORE0, \</pre>

	<pre> ADC2_KERNEL_INDEX_CORE0,\ ADC3_KERNEL_INDEX_CORE0,\ ADC4_KERNEL_INDEX_CORE0,\ ADC5_KERNEL_INDEX_CORE0,\ ADC6_KERNEL_INDEX_CORE0,\ ADC7_KERNEL_INDEX_CORE0,\ ADC8_KERNEL_INDEX_CORE0,\ ADC9_KERNEL_INDEX_CORE0,\ ADC10_KERNEL_INDEX_CORE0,\ ADC11_KERNEL_INDEX_CORE0 </pre>
<ul style="list-style-type: none"> <li>Set ResourceMMasterCore as core0.</li> <li>Assign HW unit0 to core1,</li> <li>Assign HW unit5 to core1,</li> <li>Assign HW unit8 to core1.</li> </ul>	<pre> /** Group of all the indexes used for all the KERNELs on CPU Core1 */ #define ADCX_KERNEL_INDEX_CORE1 ADC0_KERNEL_INDEX_CORE1,\ ADC1_KERNEL_INDEX_CORE1,\ ADC2_KERNEL_INDEX_CORE1,\ ADC3_KERNEL_INDEX_CORE1,\ ADC4_KERNEL_INDEX_CORE1,\ ADC5_KERNEL_INDEX_CORE1,\ ADC6_KERNEL_INDEX_CORE1,\ ADC7_KERNEL_INDEX_CORE1,\ ADC8_KERNEL_INDEX_CORE1,\ ADC9_KERNEL_INDEX_CORE1,\ ADC10_KERNEL_INDEX_CORE1,\ ADC11_KERNEL_INDEX_CORE1 </pre>

#### 1.1.41 Macro: ADC\_KERNEL\_USED\_COUNT\_CORE[X]

**Table 41** ADC\_KERNEL\_USED\_COUNT\_CORE[X]

<b>Name</b>	ADC_KERNEL_USED_COUNT_CORE[X]	
<b>Description</b>	Indicates the maximum number of HW units configured for core 'X'. Where 'X' is ranging from 0 to 5 depends on HW Derivative.	
<b>Verification method</b>	The macro is generated as total number of HW units configured for core 'X'.  <i>Note: HW units not configured to core 'X' is assigned with 0U.</i>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Set ResourceMMasterCore as core0.</li> <li>Assign HW unit0 to core0,</li> <li>Assign HW unit5 to core0,</li> </ul>	<pre> #define ADC_KERNEL_USED_COUNT_CORE0 (3U) </pre>

	<ul style="list-style-type: none"> <li>Assign HW unit8 to core0.</li> </ul>	
	<ul style="list-style-type: none"> <li>Set ResourceMMasterCore as core3.</li> <li>Assign HW unit11 to core3.</li> </ul>	#define ADC_KERNEL_USED_COUNT_CORE3 (1U)
	<ul style="list-style-type: none"> <li>Set ResourceMMasterCore as core5.</li> <li>No HW unit configured to core5.</li> </ul>	#define ADC_KERNEL_USED_COUNT_CORE5 (0U)

### 1.1.42 Macro: ADC\_MAX\_KERNELS

**Table 42 ADC\_MAX\_KERNELS**

<b>Name</b>	ADC_MAX_KERNELS	
<b>Description</b>	Indicates the maximum number of kernels present in the HW.	
<b>Verification method</b>	The macro is generated as a numeric value which corresponds to the number of elements defined in 'Adc.MaxHwUnits' device specific resource properties file.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc_Cfg.h	#define ADC_MAX_KERNELS (12U)

### 1.1.43 Macro: ADC\_MAX\_KERNEL\_ID

**Table 43 ADC\_MAX\_KERNEL\_ID**

<b>Name</b>	ADC_MAX_KERNEL_ID	
<b>Description</b>	Indicates the HW unit ID of the last kernel present in the HW.	
<b>Verification method</b>	The macro is generated as a numeric value which corresponds to the number of elements defined in 'Adc.MaxHwUnitId' device specific resource properties file.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc_Cfg.h	#define ADC_MAX_KERNEL_ID (12U)

### 1.1.44 Macro: ADC\_LAST\_PRIMARY\_KERNELID

**Table 44 ADC\_LAST\_PRIMARY\_KERNELID**

<b>Name</b>	ADC_LAST_PRIMARY_KERNELID	
<b>Description</b>	Indicates the HW unit ID of the last primary kernel present in the HW.	
<b>Verification method</b>	The macro is generated as a numeric value which corresponds to the number of elements defined in 'Adc.LastPrimaryHwUnit' device specific resource properties file.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc_Cfg.h	#define ADC_LAST_PRIMARY_KERNELID (7U)

### 1.1.45 Macro: ADC\_REQSRC\_COUNT

**Table 45 ADC\_REQSRC\_COUNT**

<b>Name</b>	ADC_REQSRC_COUNT	
<b>Description</b>	Indicates the request source available per kernel.	
<b>Verification method</b>	The macro is generated as a numeric value which corresponds to the number of elements defined in 'Adc.RSCount' device specific resource properties file.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc_Cfg.h	#define ADC_REQSRC_COUNT (3U)

### 1.1.46 Macro: ADC\_REQSRC\_USED\_COUNT

**Table 46 ADC\_REQSRC\_USED\_COUNT**

<b>Name</b>	ADC_REQSRC_USED_COUNT	
<b>Description</b>	Indicates the request source used per kernel.	
<b>Verification method</b>	<p>The macro is generated as a numeric value based on the number of elements defined in 'Adc.RSCount' device specific resource properties file.</p> <p><i>Note: Value set in this macro is based on priority implementation in 'AdcGeneral/AdcPriorityImplementation'.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcPriorityImplementation as ADC_PRIORITY_NONE.</li> <li>Generate Adc_Cfg.h</li> </ul>	#define ADC_REQSRC_USED_COUNT (1U)
<b>Example(s)</b>	<ul style="list-style-type: none"> <li>Configure AdcPriorityImplementation as ADC_PRIORITY_NONE.</li> <li>Generate Adc_Cfg.h</li> </ul>	#define ADC_REQSRC_USED_COUNT (3U)

### 1.1.47 Macro: ADC\_SECONDARY\_KERNEL\_AVAILABLE

**Table 47 ADC\_SECONDARY\_KERNEL\_AVAILABLE**

<b>Name</b>	ADC_SECONDARY_KERNEL_AVAILABLE	
<b>Description</b>	Indicates whether secondary HwUnits are available in the hardware or not.	
<b>Verification method</b>	The macro is generated as STD_ON if 'Adc.MaxSecondaryHwUnits' is greater than 0 for the selected device specific resource properties file else it is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Adc.MaxSecondaryHwUnits = 4</li> <li>Generate Adc_Cfg.h</li> </ul>	#define ADC_SECONDARY_KERNEL_AVAILABLE (STD_ON)
<b>Example(s)</b>	<ul style="list-style-type: none"> <li>Adc.MaxSecondaryHwUnits = 0</li> <li>Generate Adc_Cfg.h</li> </ul>	#define ADC_SECONDARY_KERNEL_AVAILABLE

(STD\_OFF)

### 1.1.48 Macro: ADC\_GTM\_AVAILABLE

**Table 48** ADC\_GTM\_AVAILABLE

<b>Name</b>	ADC_GTM_AVAILABLE	
<b>Description</b>	Indicates whether GTM is available in the hardware or not.	
<b>Verification method</b>	The macro is generated as STD_ON if 'Gtm.Available' is set to true for the selected device specific resource properties file else it is generated as STD_OFF.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Gtm.Available = true</li> <li>Generate Adc_Cfg.h</li> </ul>	#define ADC_GTM_AVAILABLE (STD_ON)
	<ul style="list-style-type: none"> <li>Gtm.Available = false</li> <li>Generate Adc_Cfg.h</li> </ul>	#define ADC_GTM_AVAILABLE (STD_OFF)

### 1.1.49 Macro: AdcConf\_AdcChannel\_<AdcChannelName>

**Table 49** AdcConf\_AdcChannel\_<AdcChannelName>

<b>Name</b>	AdcConf_AdcChannel_<AdcChannelName>	
<b>Description</b>	Indicates the symbolic name with AdcChannelId for each configured AdcChannel.	
<b>Verification method</b>	The macro is generated as a numeric value which is configured in 'AdcConfigSet/AdcHwUnit/AdcChannel. < AdcChannelId> is the name of the ADC channel's container name.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure 4 Adc channels.</li> <li>Container for Adc Channel ID 0 is named as AdcChannel_0.</li> <li>Container for Adc Channel ID 1 is named as AdcChannel_1.</li> <li>Container for Adc Channel ID 2 is named as AdcChannel_2</li> <li>Container for Adc Channel ID 3 is named as AdcChannel_3</li> </ul>	<pre>#define AdcConf_AdcChannel_AdcChannel_0 (0U) #define AdcConf_AdcChannel_AdcChannel_1 (1U) #define AdcConf_AdcChannel_AdcChannel_2 (2U) #define AdcConf_AdcChannel_AdcChannel_3 (3U)</pre>

### 1.1.50 Macro: AdcConf\_AdcGroup\_<AdcGroupName>

**Table 50** AdcConf\_AdcGroup\_<AdcGroupName>

<b>Name</b>	AdcConf_AdcGroup_<AdcGroupName>
<b>Description</b>	Indicates the symbolic name with AdcGroupId for each configured AdcGroup.



<b>Verification method</b>	The macro is generated as a numeric value which is configured in 'AdcConfigSet/AdcHwUnit/AdcGroup. <AdcGroupId> is the name of the ADC Group's container name.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure 4 Adc Groups.</li> <li>Container for Adc Group ID 0 is named as AdcGroup_0.</li> <li>Container for Adc Group ID 1 is named as AdcGroup_1.</li> <li>Container for Adc Group ID 2 is named as AdcGroup_2.</li> <li>Container for Adc Group ID 3 is named as AdcGroup_3.</li> </ul>	<pre>#define AdcConf_AdcGroup_AdcGroup_0 (0U) #define AdcConf_AdcGroup_AdcGroup_1 (1U) #define AdcConf_AdcGroup_AdcGroup_2 (2U) #define AdcConf_AdcGroup_AdcGroup_3 (3U)</pre>

### 1.1.51 Macro: AdcConf\_AdcPowerStateConfig\_<AdcPowerStateConfigName>

**Table 51** AdcConf\_AdcPowerStateConfig\_<AdcPowerStateConfigName>

<b>Name</b>	AdcConf_AdcPowerStateConfig_<AdcPowerStateConfigName>	
<b>Description</b>	Indicates the symbolic name with AdcPowerState for each configured AdcPowerStateConfig.	
<b>Verification method</b>	The macro is generated as a numeric value which is configured in 'AdcGeneral / AdcPowerStateConfig. <AdcPowerStateConfigName> is the name of the ADC power state config container name.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure 3 Adc power state configs.</li> <li>Container for Adc power state 0 is named as AdcPowerStateConfig_0.</li> <li>Container for Adc power state 1 is named as AdcPowerStateConfig_1.</li> <li>Container for Adc power state 3 is named as AdcPowerStateConfig_3.</li> </ul>	<pre>#define AdcConf_AdcPowerStateConfig_AdcPowerStateConfig_0 (0U) #define AdcConf_AdcPowerStateConfig_AdcPowerStateConfig_1 (1U) #define AdcConf_AdcPowerStateConfig_AdcPowerStateConfig_3 (3U)</pre>

## 1.2 File: Adc[\_<variant>]\_PBcfg.c

The generated source file contains all post-build configuration parameters. Post-build time configuration mechanism allows configurable functionality of ADC driver that is deployed as object code. The file is generated in 'src' folder.

### 1.2.1 Structure: Adc\_Config[\_<variant>]

**Table 52** Adc\_Config[\_<variant>]

<b>Name</b>	Adc_Config[_<variant>]	
<b>Type</b>	Adc_ConfigType	
<b>Description</b>	Root configuration structure of ADC driver which will be used during initialization.	
<b>Verification method</b>	The generated structure is present in Adc[_<variant>].PBcfg.c file. <Variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the <variant> name. For variant unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure HwUnit0 to core0 and HwUnit1 to core1 in ResourceMAllocation of resource manager (variant unaware)	<pre>const Adc_ConfigType Adc_Config= {     &amp;Adc_kGlob_Config, /* Global Configuration */     {         &amp;Adc_kCore0_Config, /* Core0 Configuration */         &amp;Adc_kCore1_Config, /* Core1 Configuration */         (const Adc_CoreConfigType*)0U, /* Core2 Configuration */         (const Adc_CoreConfigType*)0U /* Core3 Configuration */     } };</pre>
	Configure HwUnit0 to core0 and HwUnit1 to core1 in ResourceMAllocation of resource manager (variant Petrol)	<pre>const Adc_ConfigType Adc_Config_Petrol= {     &amp;Adc_kGlob_Config_Petrol, /* Global Configuration */     {         &amp;Adc_kCore0_Config_Petrol, /* Core0 Configuration */         &amp;Adc_kCore1_Config_Petrol, /* Core1 Configuration */         (const Adc_CoreConfigType*)0U, /* Core2 Configuration */         (const Adc_CoreConfigType*)0U /* Core3 Configuration */     } };</pre>

### 1.2.1.1 Member: GlobalCfgPtr

Table 53 GlobalCfgPtr

<b>Name</b>	GlobalCfgPtr	
<b>Type</b>	Adc_GlobalCfgType*	
<b>Description</b>	Global configuration.	
<b>Verification method</b>	The generated structure member is present in the Adc_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Global configuration (variant Petrol)	&Adc_kGlob_Config_Petrol, /* Global Configuration */
	Global configuration (variant unaware)	&Adc_kGlob_Config, /* Global Configuration */

### 1.2.1.2 Member: CoreCfgPtr [6]

Table 54 CoreCfgPtr[6]

<b>Name</b>	CoreCfgPtr [6]	
<b>Type</b>	Adc_CoreConfigType *	
<b>Description</b>	Indicates the array of core-specific configuration.	
<b>Verification method</b>	The generated structure member is present in the Adc_Config[_<variant>] structure. If a Core<x> is allocated at least one HW unit, then the element <x> shall be generated as '&Adc_kCore<x>_Config' else 'NULL_PTR' is generated.(x in range 0 to 5).	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure HwUnit0 to core0 and all other HwUnits to core 1 in ResourceMAllocation of resource manager. (variant unaware)	<pre> {     &amp;Adc_kHwUnit0_Config, /* HW Unit 1 Configuration */     &amp;Adc_kHwUnit1_Config, /* HW Unit 2 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 3 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 4 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 5 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 6 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 7 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 8 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW </pre>

	<pre> Unit 9 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 10 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 11 Configuration */     (Adc_HwUnitCfgType*)0U /* HW Unit 12 Configuration */     } </pre>
<p>Configure HwUnit0 to core0 and all other HwUnits to core 1 in ResourceMAllocation of resource manager. (variant Petrol)</p>	<pre> {     &amp;Adc_kHwUnit0_Config_Petrol, /* HW Unit 1 Configuration */     &amp;Adc_kHwUnit1_Config_Petrol, /* HW Unit 2 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 3 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 4 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 5 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 6 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 7 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 8 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 9 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 10 Configuration */     (Adc_HwUnitCfgType*)0U, /* HW Unit 11 Configuration */     (Adc_HwUnitCfgType*)0U /* HW Unit 12 Configuration */ } </pre>
<p>Configure all HwUnits to all cores except core 0 in ResourceMAllocation of resource manager. (variant unaware)</p>	<pre> {     (Adc_HwUnitCfgType*)0U, /* HW Unit 1 Configuration */     &amp;Adc_kHwUnit1_Config, /* HW Unit 2 Configuration */     &amp;Adc_kHwUnit2_Config, /* HW Unit 3 Configuration */     &amp;Adc_kHwUnit3_Config, /* HW Unit 4 Configuration */     &amp;Adc_kHwUnit4_Config, /* HW Unit </pre>

	<pre> 5 Configuration */     &amp;Adc_kHwUnit5_Config, /* HW Unit 6 Configuration */     &amp;Adc_kHwUnit6_Config, /* HW Unit 7 Configuration */     &amp;Adc_kHwUnit7_Config, /* HW Unit 8 Configuration */     &amp;Adc_kHwUnit8_Config, /* HW Unit 9 Configuration */     &amp;Adc_kHwUnit9_Config, /* HW Unit 10 Configuration */     &amp;Adc_kHwUnit10_Config, /* HW Unit 11 Configuration */     &amp;Adc_kHwUnit11_Config /* HW Unit 12 Configuration */     } </pre>
Configure all HwUnits to all cores except core 0 in ResourceMAllocation of resource manager. (variant Petrol)	<pre> {     (Adc_HwUnitCfgType*)0U, /* HW Unit 1 Configuration */     &amp;Adc_kHwUnit1_Config_Petrol, /* HW Unit 2 Configuration */     &amp;Adc_kHwUnit2_Config_Petrol, /* HW Unit 3 Configuration */     &amp;Adc_kHwUnit3_Config_Petrol, /* HW Unit 4 Configuration */     &amp;Adc_kHwUnit4_Config_Petrol, /* HW Unit 5 Configuration */     &amp;Adc_kHwUnit5_Config_Petrol, /* HW Unit 6 Configuration */     &amp;Adc_kHwUnit6_Config_Petrol, /* HW Unit 7 Configuration */     &amp;Adc_kHwUnit7_Config_Petrol, /* HW Unit 8 Configuration */     &amp;Adc_kHwUnit8_Config_Petrol, /* HW Unit 9 Configuration */     &amp;Adc_kHwUnit9_Config_Petrol, /* HW Unit 10 Configuration */     &amp;Adc_kHwUnit10_Config_Petrol, /* HW Unit 11 Configuration */     &amp;Adc_kHwUnit11_Config_Petrol /* HW Unit 12 Configuration */     } </pre>

## 1.2.2 Structure: Adc\_kCore<x>\_Config[\_<variant>]

**Table 55** Adc\_kCore<x>\_Config[\_<variant>]

<b>Name</b>	Adc_kCore<x>_Config[_<variant>]	
<b>Type</b>	Adc_CoreConfigType	
<b>Description</b>	Configuration structure of ADC driver for Core which will be referenced in root configuration structure. ('x' = Core ID starting from 0 to Max Cores available in the derivative).	
<b>Verification method</b>	The generated file has this structure when HW unit is assigned to Core <x>. <Variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the <variant> name. For variant unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure HwUnit0, HwUnit1 and HwUnit2 to Core0 in ResourceMAllocation of resource manager. (variant unaware)	<pre>static const Adc_CoreConfigType Adc_kCore0_Config= {     {         &amp;Adc_kHwUnit0_Config, /* HW Unit 1 Configuration */         &amp;Adc_kHwUnit1_Config, /* HW Unit 2 Configuration */         &amp;Adc_kHwUnit2_Config,, /* HW Unit 3 Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 4 Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 5 Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 6 Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 7 Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 8 Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 9 Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 10 Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 11 Configuration */         (Adc_HwUnitCfgType*)0U /* HW Unit 12 Configuration */     } };</pre>
	Configure HwUnit3, HwUnit4	static const Adc CoreConfigType

and HwUnit5 to Core5 in ResourceMAllocation of resource manager. (variant Petrol)	<pre> Adc_kCore0_Config_Petrol= {     {         (Adc_HwUnitCfgType*)0U, /* HW Unit 1         Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 2         Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 3         Configuration */         &amp;Adc_kHwUnit3_Config_Petrol, /* HW         Unit 4 Configuration */         &amp;Adc_kHwUnit4_Config_Petrol, /* HW         Unit 5 Configuration */         &amp;Adc_kHwUnit5_Config_Petrol, /* HW         Unit 6 Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 7         Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 8         Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit 9         Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit         10 Configuration */         (Adc_HwUnitCfgType*)0U, /* HW Unit         11 Configuration */         (Adc_HwUnitCfgType*)0U /* HW Unit 12         Configuration */     } }; </pre>
--	--

### 1.2.2.1 Member: HwUnitCfgPtr

**Table 56** HwUnitCfgPtr

<b>Name</b>	HwUnitCfgPtr	
<b>Type</b>	Adc_HwUnitCfgType *	
<b>Description</b>	Indicates the array of HW unit specific configuration.	
<b>Verification method</b>	The generated structure member is present in the Adc_kCore<x>_Config[_<variant>] structure. If a Core is configured with at least one HW unit, then the HW unit will be generated as 'Adc_kHwUnit<x>_Config[_<variant>]' else 'NULL_PTR' is generated. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative).	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure HwUnit0, HwUnit1 and HwUnit2 to Core0 in ResourceMAllocation of resource manager.	<pre> {     &amp;Adc_kHwUnit0_Config, /* HW Unit 1     Configuration */ </pre>

(variant unaware)	<pre> &amp;Adc_kHwUnit1_Config, /* HW Unit 2 Configuration */ &amp;Adc_kHwUnit2_Config,, /* HW Unit 3 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 4 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 5 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 6 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 7 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 8 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 9 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 10 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 11 Configuration */ (Adc_HwUnitCfgType*)0U /* HW Unit 12 Configuration */ } </pre>
Configure HwUnit3, HwUnit4 and HwUnit5 to Core5 in ResourceMAllocation of resource manager. (variant Petrol)	<pre> { (Adc_HwUnitCfgType*)0U, /* HW Unit 1 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 2 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 3 Configuration */ &amp;Adc_kHwUnit3_Config_Petrol, /* HW Unit 4 Configuration */ &amp;Adc_kHwUnit4_Config_Petrol, /* HW Unit 5 Configuration */ &amp;Adc_kHwUnit5_Config_Petrol, /* HW Unit 6 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 7 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 8 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 9 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 10 Configuration */ (Adc_HwUnitCfgType*)0U, /* HW Unit 11 Configuration */ } </pre>



	Configuration */ (Adc_HwUnitCfgType*)0U /* HW Unit 12 Configuration */ }
--	---

### 1.2.3 Structure: Adc\_kGlob\_Config[\_<variant>]

**Table 57** Adc\_kGlob\_Config[\_<variant>]

Name	Adc_kGlob_Config[_<variant>]	
Type	Adc_GlobalCfgType	
Description	Global configuration structure for all Hw Units of ADC driver which will be referenced in root configuration structure.	
Verification method	The generated structure member is present in the Adc_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.	
Example(s)	Action	Generated output
	Global configuration (variant Petrol)	<pre>static const Adc_GlobalCfgType Adc_kGlob_Config_Petrol= {     0x00000000U, /*Configuration value for GLOBCFG register */     0x00000080U, /*Configuration value for GLOBICLASS0 register */     0x00000040U /*Configuration value for GLOBICLASS1 register */     0x00000080U, /*Configuration value for EMUXSEL register */ };</pre>
	Global configuration (variant unaware)	<pre>static const Adc_GlobalCfgType Adc_kGlob_Config= {     0x00000000U, /*Configuration value for GLOBCFG register */     0x00000080U, /*Configuration value for GLOBICLASS0 register */     0x00000040U /*Configuration value for GLOBICLASS1 register */     0x00000080U, /*Configuration value for EMUXSEL register */ };</pre>

#### 1.2.3.1 Member: GlobalCfg

**Table 58** GlobalCfg

<b>Name</b>	GlobalCfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the global configuration value of all HW units.	
<b>Verification method</b>	<p>The structure member is generated as a value of global configuration for GLOBCFG register.</p> <p>Bit 12 stores value configured in AdcSyncClockDisable.</p> <p>Bits 13-14 store value configured in AdcSupplyVoltage.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b> <ul style="list-style-type: none"> <li>Configure AdcSyncClockDisable with 0.</li> <li>Configure AdcSupplyVoltage with ADC_VOLTAGE_3P3V.</li> </ul>	<b>Generated output</b> 0x00004000U, /*Configuration value for GLOBCFG register */
	<ul style="list-style-type: none"> <li>Configure AdcSyncClockDisable with 1.</li> <li>Configure AdcSupplyVoltage with ADC_VOLTAGE_5V.</li> </ul>	0x00003000U, /*Configuration value for GLOBCFG register */

### 1.2.3.2 Member: GlobInputClass0Cfg

**Table 59** GlobInputClass0Cfg

<b>Name</b>	GlobInputClass0Cfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the global input class0 configuration value of all HW units.	
<b>Verification method</b>	<p>The structure member is generated as a value of global input class0 configuration for GLOBICLASS0 register.</p> <p>Bits 0-4 store value configured in AdcChSampleTime.</p> <p>Bits 6-7 store value configured in AdcChPreChargeClkCycles.</p> <p>Bits 8-9 store value configured in AdcChConvMode.</p> <p>Bit 10 stores value configured in AdcChSESPSEnable.</p> <p>Bits 16-20 store value configured in AdcEmuxChSampleTime when AdcEmuxEnable parameter is enabled.</p> <p>Bits 22-23 store value configured in AdcEmuxChPreChargeClkCycles when AdcEmuxEnable parameter is enabled.</p> <p>Bits 24-25 store value configured in AdcEmuxChConvMode when AdcEmuxEnable parameter is enabled.</p> <p>Bit 26 stores value configured in AdcEmuxChSESPSEnable when AdcEmuxEnable parameter is enabled.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>

<ul style="list-style-type: none"> <li>• Configure AdcChSampleTime with 0.</li> <li>• Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES_16.</li> <li>• Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_0.</li> <li>• Configure AdcChSESPSEnable with 0.</li> <li>• Disable parameter AdcEmuxEnable</li> </ul>	0x00000080U, /*Configuration value for GLOBICLASS0 register */
<ul style="list-style-type: none"> <li>• Configure AdcChSampleTime with 10.</li> <li>• Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES_8.</li> <li>• Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_1.</li> <li>• Configure AdcChSESPSEnable with 1.</li> <li>• Enable parameter AdcEmuxEnable</li> <li>• Configure AdcEmuxChSampleTime with 0.</li> <li>• Configure AdcEmuxChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES_16.</li> <li>• Configure AdcEmuxChConvMode with ADC_NOISE_REDUCTION_STEPS_0.</li> <li>• Configure AdcEmuxChSESPSEnable with 0.</li> </ul>	0x0080054aU, /*Configuration value for GLOBICLASS0 register */

### 1.2.3.3 Member: GlobInputClass1Cfg

**Table 60** GlobInputClass1Cfg

<b>Name</b>	GlobInputClass0Cfg
<b>Type</b>	uint32

<b>Description</b>	Indicates the global input class1 configuration value of all HW units.	
<b>Verification method</b>	<p>The structure member is generated as a value of global input class1 configuration for GLOBICLASS1 register.</p> <p>Bits 0-4 store value configured in AdcChSampleTime.</p> <p>Bits 6-7 store value configured in AdcChPreChargeClkCycles.</p> <p>Bits 8-9 store value configured in AdcChConvMode.</p> <p>Bit 10 stores value configured in AdcChSESPSEnable.</p> <p>Bits 16-20 store value configured in AdcEmuxChSampleTime when AdcEmuxEnable parameter is enabled.</p> <p>Bits 22-23 store value configured in AdcEmuxChPreChargeClkCycles when AdcEmuxEnable parameter is enabled.</p> <p>Bits 24-25 store value configured in AdcEmuxChConvMode when AdcEmuxEnable parameter is enabled.</p> <p>Bit 26 stores value configured in AdcEmuxChSESPSEnable when AdcEmuxEnable parameter is enabled.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcChSampleTime with 0.</li> <li>Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES_16.</li> <li>Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_0.</li> <li>Configure AdcChSESPSEnable with 0.</li> <li>Configure EmuxEnable with false</li> </ul>	0x00000080U, /*Configuration value for GLOBICLASS1 register */
<b>Example(s)</b>	<ul style="list-style-type: none"> <li>Configure AdcChSampleTime with 10.</li> <li>Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES_8.</li> <li>Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_1.</li> <li>Configure AdcChSESPSEnable with 1.</li> <li>Configure EmuxEnable with true</li> <li>Configure AdcEmuxChSampleTime with 0.</li> <li>Configure AdcEmuxChPreChargeClkCycles with</li> </ul>	0x0080054aU, /*Configuration value for GLOBICLASS1 register */

	ADC_INPUT_PRECHARGE_CYCLES_16. <ul style="list-style-type: none"> <li>Configure AdcEmuxChConvMode with ADC_NOISE_REDUCTION_STEPS_0.</li> <li>Configure AdcEmuxChSESPSEnable with 0.</li> </ul>	
--	---	--

### 1.2.3.4 Member: GlobEmuxGrpInterfaceCfg

**Table 61** GlobEmuxGrpInterfaceCfg

<b>Name</b>	GlobEmuxGrpInterfaceCfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the interface selection for external multiplexer.	
<b>Verification method</b>	The structure member is generated as a value of external multiplexer interface configuration for EMUXSEL register. Bits 0-3 store value configured in AdcEmuxGroupInterface0. Bits 4-7 store value configured in AdcEmuxGroupInterface1. Other bits are always generated as 0.	
<b>Example(s)</b>	<b>Action</b> <ul style="list-style-type: none"> <li>Configure AdcEmuxGroupInterface0 with HWUNIT_ADC0.</li> <li>Configure AdcEmuxGroupInterface1 with HWUNIT_ADC8.</li> </ul>	<b>Generated output</b> 0x00000080U, /*Configuration value for EMUXSEL register */
	<ul style="list-style-type: none"> <li>Configure AdcEmuxGroupInterface0 with HWUNIT_ADC2.</li> <li>Configure AdcEmuxGroupInterface1 with HWUNIT_ADC4.</li> </ul>	0x00000042U, /*Configuration value for EMUXSEL register */

### 1.2.4 Structure: Adc\_kHwUnit<x>\_Config[\_<variant>]

**Table 62** Adc\_kHwUnit<x>\_Config[\_<variant>]

<b>Name</b>	Adc_kHwUnit<x>_Config[_<variant>]
<b>Type</b>	Adc_HwUnitCfgType
<b>Description</b>	Configuration structure of ADC driver for HW unit which will be referenced in core specific configuration structure. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative).
<b>Verification method</b>	The generated structure member is present in the Adc_kCore<x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.

Example(s)	Action	Generated output
	HwUnit 0 configuration (variant Petrol)	<pre>static const Adc_HwUnitCfgType Adc_kHwUnit0_Config_Petrol= {     &amp;Adc_kHwUnit0Hw_Config_Petrol,     /*Analog Converter Configuration*/     &amp;Adc_kHwUnit0Ch_Config_Petrol[0U],     /*Channel Configuration structure*/     &amp;Adc_kHwUnit0Grp_Config_Petrol[0U],     /*Group Configuration structure*/     0x00007f77U, /* Mask for SW triggered groups*/     0x00000088U, /* Mask for HW triggered groups*/     ADC_SYNC_CONV_MODE_MASTER, /* Synchronous conversion mode */     { 0x01U, 0x02U, 0xffU }, /* Slave Kernels */     15U, /* Group Count for HW Unit 0*/     7U /* Bit Mask for SRNs used for HW Unit 0*/ };</pre>
	HwUnit 0 configuration (variant unaware)	<pre>static const Adc_HwUnitCfgType Adc_kHwUnit0_Config= {     &amp;Adc_kHwUnit0Hw_Config, /*Analog Converter Configuration*/     &amp;Adc_kHwUnit0Ch_Config[0U], /*Channel Configuration structure*/     &amp;Adc_kHwUnit0Grp_Config[0U], /*Group Configuration structure*/     0x00007f77U, /* Mask for SW triggered groups*/     0x00000088U, /* Mask for HW triggered groups*/     ADC_SYNC_CONV_MODE_MASTER, /* Synchronous conversion mode */     { 0x01U, 0x02U, 0xffU }, /* Slave Kernels */     15U, /* Group Count for HW Unit 0*/     7U /* Bit Mask for SRNs used for HW Unit 0*/ };</pre>

### 1.2.4.1 Member: HwCfgPtr

Table 63 HwCfgPtr

<b>Name</b>	HwCfgPtr	
<b>Type</b>	Adc_HwCfgType*	
<b>Description</b>	Indicates the analog converter configuration structure.	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit<x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure HwUnit0 in AdcHwUnit container. (variant unaware)	<code>&amp;Adc_kHwUnit0Hw_Config /*Analog Converter Configuration*/</code>
	Configure HwUnit1 in AdcHwUnit container. (variant Petrol)	<code>&amp;Adc_kHwUnit1Hw_Config_Petrol /*Analog Converter Configuration*/</code>

### 1.2.4.2 Member: ChCfgPtr

Table 64 ChCfgPtr

<b>Name</b>	ChCfgPtr	
<b>Type</b>	Adc_ChannelCfgType*	
<b>Description</b>	Indicates the channel configuration structure.	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit<x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure HwUnit0 in AdcHwUnit container. (variant unaware)	<code>&amp;Adc_kHwUnit0Ch_Config[0U] /*Channel Configuration structure*/</code>
	Configure HwUnit1 in AdcHwUnit container. (variant Petrol)	<code>&amp;Adc_kHwUnit1Ch_Config_Petrol[0U] /*Channel Configuration structure*/</code>

### 1.2.4.3 Member: GrpCfgPtr

Table 65 GrpCfgPtr

<b>Name</b>	GrpCfgPtr	
<b>Type</b>	Adc_GroupCfgType*	
<b>Description</b>	Indicates the group configuration structure.	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit<x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.	

Example(s)	Action	Generated output
	Configure HwUnit0 in AdcHwUnit container. (variant unaware)	<code>&amp;Adc_kHwUnit0Grp_Config[0U] /*Group Configuration structure*/</code>
	Configure HwUnit1 in AdcHwUnit container. (variant Petrol)	<code>&amp;Adc_kHwUnit1Grp_Config[0U] /*Group Configuration structure*/</code>

#### 1.2.4.4 Member: SwTrigGrpMask

**Table 66 SwTrigGrpMask**

<b>Name</b>	SwTrigGrpMask	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the mask values of SW triggered groups configured for the hardware unit.	
<b>Verification method</b>	The structure member is generated as mask values of configured SW triggered groups.	
Example(s)	Action	Generated output
	Configure AdcGroup0 and AdcGroup1 to HwUnit0.	<code>0x00000003U /* Mask for SW triggered groups*/</code>
	Configure AdcGroup0, AdcGroup1, AdcGroup2 and AdcGroup3 to HwUnit0.	<code>0x0000000FU /* Mask for SW triggered groups*/</code>
	Configure AdcGroup0, AdcGroup1, AdcGroup2, AdcGroup3, AdcGroup4, AdcGroup5, AdcGroup6 and AdcGroup7 to HwUnit0.	<code>0x000000FFU /* Mask for SW triggered groups*/</code>

#### 1.2.4.5 Member: HwTrigGrpMask

**Table 67 HwTrigGrpMask**

<b>Name</b>	HwTrigGrpMask	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the mask values of HW triggered groups configured for the hardware unit.	
<b>Verification method</b>	The structure member is generated as a mask values of configured HW triggered groups.	
Example(s)	Action	Generated output
	Configure AdcGroup0 and AdcGroup1 to HwUnit0.	<code>0x00000003U /* Mask for HW triggered groups*/</code>
	Configure AdcGroup0, AdcGroup1, AdcGroup2 and AdcGroup3 to HwUnit0.	<code>0x0000000FU /* Mask for HW triggered groups*/</code>



Configure AdcGroup0, AdcGroup1, AdcGroup2, AdcGroup3, AdcGroup4, AdcGroup5, AdcGroup6 and AdcGroup7 to HwUnit0.	0x000000FFU /* Mask for SW triggered groups*/
---	---

### 1.2.4.6 Member: SyncConvMode

**Table 68** SyncConvMode

<b>Name</b>	SyncConvMode	
<b>Type</b>	Adc_SyncConvModeType	
<b>Description</b>	Indicates the sync conversion mode of the hardware unit.	
<b>Verification method</b>	<p>The structure member is generated as a sync conversion mode configured for the hardware unit.</p> <p><i>Note: This parameter is user configurable only when 'AdcGeneral/AdcSyncConvEnable' is enabled.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcSyncConvMode as ADC_STAND_ALONE to HwUnit0.	ADC_SYNC_CONV_MODE_NONE /* Synchronous conversion mode */
	Configure AdcSyncConvMode as ADC_SYNC_MASTER to HwUnit0.	ADC_SYNC_CONV_MODE_MASTER /* Synchronous conversion mode */
	Configure AdcSyncConvMode as ADC_SYNC_SLAVE to HwUnit0.	ADC_SYNC_CONV_MODE_SLAVE /* Synchronous conversion mode */

### 1.2.4.7 Member: SlaveKernels[ADC\_KERNELS\_PER\_SYNGRP - 1U]

**Table 69** SlaveKernels[ADC\_KERNELS\_PER\_SYNGRP - 1U]

<b>Name</b>	SlaveKernels[ADC_KERNELS_PER_SYNGRP - 1U]	
<b>Type</b>	uint8	
<b>Description</b>	Indicates the array of slave kernels configured for the master kernel of synchronization group.	
<b>Verification method</b>	<p>The structure member is generated with an array of base address of slave kernels configured for the master kernel of synchronization group. The value of ADC_KERNELS_PER_SYNGRP is 4.</p> <p><i>Note: This parameter is user configurable only when 'AdcGeneral/AdcSyncConvEnable' is enabled.</i></p>	

Example(s)	Action	Generated output
	Configure AdcSyncConvMode as ADC_STAND_ALONE for all HwUnits of synchronization group.	{ 0xffU, 0xffU, 0xffU } /* Slave Kernels */
	<ul style="list-style-type: none"> <li>Configure AdcSyncConvMode as ADC_STAND_MASTER for HwUnit0.</li> <li>Configure AdcSyncConvMode as ADC_STAND_SLAVE for HwUnit1 and HwUnit2.</li> <li>Configure AdcSyncConvMode as ADC_STAND_ALONE for HwUnit3.</li> </ul>	{ 0x01U, 0x02U, 0xffU } /* Slave Kernels */
	<ul style="list-style-type: none"> <li>Configure AdcSyncConvMode as ADC_STAND_MASTER for HwUnit0.</li> <li>Configure AdcSyncConvMode as ADC_STAND_SLAVE for HwUnit1,HwUnit2 and HwUnit3.</li> </ul>	{ 0x01U, 0x02U, 0x03U } /* Slave Kernels */

### 1.2.4.8 Member: NoOfGroups

**Table 70** NoOfGroups

<b>Name</b>	NoOfGroups	
<b>Type</b>	uint8	
<b>Description</b>	Indicates the values of number of groups configured for the hardware unit.	
<b>Verification method</b>	The structure member is generated as a value of number of groups configured for the hardware unit.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroup0, AdcGroup1 and AdcGroup 2 to HwUnit0.	3U /* Group Count for HW Unit 0*/
	Configure AdcGroups from 0 to 14 to the HwUnit0.	15U /* Group Count for HW Unit 0*/

### 1.2.4.9 Member: SRNUsed

Table 71 SRNUsed

<b>Name</b>	SRNUsed	
<b>Type</b>	uint8	
<b>Description</b>	Indicates the values of number of SRNs used for the hardware unit.	
<b>Verification method</b>	<p>The structure member is generated as a value of number of SRNs used for the hardware unit.</p> <p><i>Note: SRN number is derived based on the configuration parameter of Priority Implementation and limit checking feature.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcPriorityImplementation as ADC_PRIORITY_NONE.</li> <li>Configure AdcChannelLimitCheck as Enabled.</li> </ul>	<pre>9U /* Bit Mask for SRNs used for HW Unit 0*/</pre>
	<ul style="list-style-type: none"> <li>Configure AdcPriorityImplementation as ADC_PRIORITY_HW_SW.</li> <li>Configure AdcChannelLimitCheck as Disabled.</li> </ul>	<pre>7U /* Bit Mask for SRNs used for HW Unit 0*/</pre>

### 1.2.5 Structure: Adc\_kHwUnit[x]Hw\_Config[\_<variant>]

Table 72 Adc\_kHwUnit[x]Hw\_Config[\_&lt;variant&gt;]

<b>Name</b>	Adc_kHwUnit[x]Hw_Config[_<variant>]	
<b>Type</b>	Adc_HwCfgType	
<b>Description</b>	Configuration structure of ADC driver for an analog converter specific configuration values for HW unit which will be referenced in HW unit specific configuration structure. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative).	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit<x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	HwUnit0 configuration (variant Petrol)	<pre>static const Adc_HwCfgType Adc_kHwUnit0Hw_Config_Petrol= {     0x02180005U, /*Configuration value for</pre>

		G0ANCFG register*/ 0x00000003U, /*Configuration value for G0ARBCFG register*/ 0x01000000U, /*Configuration value for G0ARBPR register*/ 0x000003dfU, /*Configuration value for G0ICLASS0 register*/ 0x00000682U, /*Configuration value for G0ICLASS1 register*/ 0x00000040U /*Configuration value for G0SYNCTR register*/ };
	Hw unit 0 configuration (variant unaware)	static const Adc_HwCfgType Adc_kHwUnit0Hw_Config= { 0x02180005U, /*Configuration value for G0ANCFG register*/ 0x00000003U, /*Configuration value for G0ARBCFG register*/ 0x01000000U, /*Configuration value for G0ARBPR register*/ 0x000003dfU, /*Configuration value for G0ICLASS0 register*/ 0x00000682U, /*Configuration value for G0ICLASS1 register*/ 0x00000040U /*Configuration value for G0SYNCTR register*/ };

### 1.2.5.1 Member: GrpAnalogFuncCfg

**Table 73** GrpAnalogFuncCfg

<b>Name</b>	GrpAnalogFuncCfg
<b>Type</b>	uint32
<b>Description</b>	Indicates the analog configuration value of HW unit <x>. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative).
<b>Verification method</b>	The structure member is generated as a value of analog configuration for GxANCFG register. Bit 0 stores the value configured in AdcIdlePrechargeEnable. Bit 1 stores the value configured in AdcInputBufferEnable. Bit 2 stores the value configured in AdcPrechargeReference. Bit 3 stores the value configured in AdcReferencePrechargePhases. Bits 4-5 store the value configured in AdcCalibrationSampleTime. Bit 6 stores the value configured in AdcPostCalibrationDisable. Bits 16-18 store the value configured in AdcAnalogClockSyncDelay. Bit 19 stores the value configured in AdcSampleSyncEnable.

	Bits 20-24 store the value configured in AdcPrescale. Bits 25 stores the value configured in AdcMSBDoubleClkEnable. Other bits are always generated as 0.	
Example(s)	Action	Generated output
	<ul style="list-style-type: none"> <li>Configure AdcIdlePrechargeEnable as Enabled to HwUnit0.</li> <li>Configure AdcInputBufferEnable as Disabled to HwUnit0.</li> <li>Configure AdcPrechargeReference as ADC_VDD_VSM_USED to HwUnit0.</li> <li>Configure AdcReferencePrechargePhases as ADC_PRECHARGE_PHASE_1 to HwUnit0.</li> <li>Configure AdcCalibrationSampleTime as ADC_CAL_TIME_2_TIMES_TADC to HwUnit0.</li> <li>Configure AdcPostCalibrationDisable as Disabled to HwUnit0.</li> <li>Configure AdcAnalogClockSyncDelay as 0 to HwUnit0.</li> <li>Configure AdcSampleSyncEnable as Enabled to HwUnit0.</li> <li>Configure value in AdcPrescale as 2 to HwUnit0.</li> <li>Configure AdcMSBDoubleClkEnable as Enabled to HwUnit0.</li> </ul>	0x02180005U, /*Configuration value for G0ANCFG register*/
	<ul style="list-style-type: none"> <li>Configure AdcIdlePrechargeEnable as Enabled to HwUnit1.</li> <li>Configure AdcInputBufferEnable as Enabled to HwUnit1.</li> <li>Configure AdcPrechargeReference as</li> </ul>	0x0019005bU, /*Configuration value for G1ANCFG register*/

<p>ADC_VDD_VSM_NOT_USED to HwUnit1.</p> <ul style="list-style-type: none"> <li>• Configure AdcReferencePrechargePhases as ADC_PRECHARGE_PHASE_2 to HwUnit1.</li> <li>• Configure AdcCalibrationSampleTime as ADC_CAL_TIME_4_TIMES_TADC to HwUnit1.</li> <li>• Configure AdcPostCalibrationDisable as Enabled to HwUnit1.</li> <li>• Configure AdcAnalogClockSyncDelay as 1 to HwUnit1.</li> <li>• Configure AdcSampleSyncEnable as Enabled to HwUnit1.</li> <li>• Configure value in AdcPrescale as 2 to HwUnit1.</li> <li>• Configure AdcMSBDoubleClkEnable as Disabled to HwUnit1.</li> </ul>	
---	--

### 1.2.5.2 Member: GrpArbitCfg

**Table 74** GrpArbitCfg

<b>Name</b>	GrpArbitCfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the arbitration configuration value of HW unit <x>.('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative)	
<b>Verification method</b>	<p>The structure member is generated as a value of arbitration configuration for GxARBCFG register.</p> <p>Bits 0-1 generate 0 when AdcSyncConvEnable is enabled and AdcSyncConvMode is configured with ADC_SYNC_SLAVE and generates 3 when AdcSyncConvMode is ADC_SYNC_MASTER or ADC_STAND_ALONE.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcSyncConvMode as ADC_STAND_ALONE to HwUnit0.	0x00000003U /*Configuration value for G0ARBCFG register*/
	Configure	0x00000003U /*Configuration value for

AdcSyncConvMode as ADC_SYNC_MASTER to HwUnit1.	G1ARBCFG register*/
Configure AdcSyncConvMode as ADC_SYNC_SLAVE to HwUnit2.	0x00000000U /*Configuration value for G2ARBCFG register*/

### 1.2.5.3 Member: GrpArbitPrioCfg

**Table 75** GrpArbitPrioCfg

<b>Name</b>	GrpArbitPrioCfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the arbitration priority configuration value of HW unit <x>.('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative)	
<b>Verification method</b>	<p>The structure member is generated as a value of arbitration priority configuration for GxARBPR register.</p> <p>AdcPriorityImplementation is configured as ADC_PRIORITY_NONE:</p> <ul style="list-style-type: none"> <li>• Bit 24 always generates 1.</li> </ul> <p>AdcPriorityImplementation is configured as ADC_PRIORITY_HW or ADC_PRIORITY_HW_SW:</p> <ul style="list-style-type: none"> <li>• Bits 0-1 always generate 0.</li> <li>• Bit 3 generates the value configured in AdcRequestSource0ConvMode.</li> <li>• Bits 4-5 always generate 1.</li> <li>• Bit 7 generates the value configured in AdcRequestSource1ConvMode.</li> <li>• Bits 8-9 always generate 2.</li> <li>• Bit 11 generates the value configured in AdcRequestSource2ConvMode.</li> <li>• Bits 24-26 always generate 7.</li> </ul> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>• Configure AdcPriorityImplementation as ADC_PRIORITY_NONE.</li> </ul>	0x01000000U /*Configuration value for G0ARBPR register*/
	<ul style="list-style-type: none"> <li>• Configure AdcPriorityImplementation as ADC_PRIORITY_HW_SW.</li> <li>• Configure AdcRequestSource0ConvMode, AdcRequestSource1ConvMode and AdcRequestSource2ConvMode with ADC_WAIT_FOR_START_MODE.</li> </ul>	0x07000210U /*Configuration value for G0ARBPR register*/
	<ul style="list-style-type: none"> <li>• Configure AdcPriorityImplementation as ADC_PRIORITY_HW.</li> </ul>	0x07000a98U /*Configuration value for G0ARBPR register*/

- Configure  
AdcRequestSource0ConvMode,  
AdcRequestSource1ConvMode and  
AdcRequestSource2ConvMode  
with  
ADC\_CANCEL\_INJECT\_REPEAT\_M  
ODE.

#### 1.2.5.4 Member: KernelInputClass0Cfg

**Table 76**     **KernelInputClass0Cfg**

<b>Name</b>	KernelInputClass0Cfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the kernel input class 0 configuration value of HW unit <x>.('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative)	
<b>Verification method</b>	<p>The structure member is generated as a value of kernel input class 0 configurations for GxICLASS0 register.</p> <p>Bits 0-4 store value configured in AdcChSampleTime.</p> <p>Bits 6-7 store value configured in AdcChPreChargeClkCycles.</p> <p>Bits 8-9 store value configured in AdcChConvMode.</p> <p>Bit 10 stores value configured in AdcChSESPSEnable.</p> <p>Bits 16-20 store value configured in AdcEmuxChSampleTime when AdcEmuxEnable parameter is enabled.</p> <p>Bits 22-23 store value configured in AdcEmuxChPreChargeClkCycles when AdcEmuxEnable parameter is enabled.</p> <p>Bits 24-25 store value configured in AdcEmuxChConvMode when AdcEmuxEnable parameter is enabled.</p> <p>Bit 26 stores value configured in AdcEmuxChSESPSEnable when AdcEmuxEnable parameter is enabled.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>• Configure AdcChSampleTime with 0.</li> <li>• Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES_16.</li> <li>• Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_0.</li> <li>• Configure AdcChSESPSEnable with 0.</li> <li>• Disable parameter AdcEmuxEnable</li> </ul>	0x00000080U /*Configuration value for GxICLASS0 register */
	<ul style="list-style-type: none"> <li>• Configure AdcChSampleTime with 10.</li> </ul>	0x0080054aU, /*Configuration value for GxICLASS0 register */



- Configure AdcChPreChargeClkCycles with ADC\_INPUT\_PRECHARGE\_CYCLES\_8.
- Configure AdcChConvMode with ADC\_NOISE\_REDUCTION\_STEPS\_1.
- Configure AdcChSESPSEnable with 1.
- Enable parameter AdcEmuxEnable
- Configure AdcEmuxChSampleTime with 0.
- Configure AdcEmuxChPreChargeClkCycles with ADC\_INPUT\_PRECHARGE\_CYCLES\_16.
- Configure AdcEmuxChConvMode with ADC\_NOISE\_REDUCTION\_STEPS\_0.
- Configure AdcEmuxChSESPSEnable with 0.

### 1.2.5.5 Member: KernelInputClass1Cfg

**Table 77**     **KernelInputClass1Cfg**

<b>Name</b>	KernelInputClass1Cfg
<b>Type</b>	uint32
<b>Description</b>	Indicates the kernel input class 1 configuration value of HW unit <x>. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative)
<b>Verification method</b>	<p>The structure member is generated as a value of kernel input class 1 configurations for GxICLASS1 register.</p> <p>Bits 0-4 store value configured in AdcChSampleTime.</p> <p>Bits 6-7 store value configured in AdcChPreChargeClkCycles.</p> <p>Bits 8-9 store value configured in AdcChConvMode.</p> <p>Bit 10 stores value configured in AdcChSESPSEnable.</p> <p>Bits 16-20 store value configured in AdcEmuxChSampleTime when AdcEmuxEnable parameter is enabled.</p> <p>Bits 22-23 store value configured in AdcEmuxChPreChargeClkCycles when AdcEmuxEnable parameter is enabled.</p> <p>Bits 24-25 store value configured in AdcEmuxChConvMode when AdcEmuxEnable parameter is enabled.</p> <p>Bit 26 stores value configured in AdcEmuxChSESPSEnable when AdcEmuxEnable parameter is enabled.</p> <p>Other bits are always generated as 0.</p>

Example(s)	Action	Generated output
	<ul style="list-style-type: none"> <li>Configure AdcChSampleTime with 0.</li> <li>Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES_16.</li> <li>Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_0.</li> <li>Configure AdcChSESPSEnable with 0.</li> <li>Disable parameter AdcEmuxEnable</li> </ul>	0x00000080U, /*Configuration value for GxICLASS1 register */
	<ul style="list-style-type: none"> <li>Configure AdcChSampleTime with 10.</li> <li>Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES_8.</li> <li>Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_1.</li> <li>Configure AdcChSESPSEnable with 1.</li> <li>Enable parameter AdcEmuxEnable</li> <li>Configure AdcEmuxChSampleTime with 0.</li> <li>Configure AdcEmuxChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES_16.</li> <li>Configure AdcEmuxChConvMode with ADC_NOISE_REDUCTION_STEPS_0.</li> <li>Configure AdcEmuxChSESPSEnable with 0.</li> </ul>	0x0080054aU, /*Configuration value for GxICLASS1 register */

### 1.2.5.6 Member: GrpSyncCtrlCfg

**Table 78** GrpSyncCtrlCfg

<b>Name</b>	GrpSyncCtrlCfg
<b>Type</b>	uint32

<b>Description</b>	Indicates the synchronization control configuration value of HW unit <x>.('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative)	
<b>Verification method</b>	<p>The structure member is generated as a value of synchronization control configurations for GxSYNCTR register.</p> <p>AdcSyncConvMode is ADC_STAND_ALONE:</p> <ul style="list-style-type: none"> <li>Bits 0-1 and 4-6 always generate 0.</li> </ul> <p>AdcSyncConvMode is ADC_SYNC_MASTER or ADC_SYNC_SLAVE:</p> <ul style="list-style-type: none"> <li>Bits 0-1 and 4-6 store value based on configured value in AdcSyncConvMode as Master or Slave.</li> </ul> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcSyncConvMode as ADC_SYNC_MASTER to HwUnit0.	0x00000030U /*Configuration value for G0SYNCTR register*/
	Configure AdcSyncConvMode as ADC_SYNC_SLAVE to HwUnit1.	0x00000031U /*Configuration value for G1SYNCTR register*/
	Configure AdcSyncConvMode as ADC_STAND_ALONE to HwUnit2.	0x00000000U /*Configuration value for G2SYNCTR register*/

### 1.2.6 Structure: Adc\_kHwUnit[x]Ch\_Config[\_<variant>][y]

**Table 79** Adc\_kHwUnit[x]Hw\_Config[\_<variant>]

<b>Name</b>	Adc_kHwUnit[x]Ch_Config[_<variant>][y]	
<b>Type</b>	Adc_ChannelCfgType	
<b>Description</b>	Configuration structure of ADC driver for an array of channel specific configuration parameter which will be referenced in HW unit specific configuration structure. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y' = Channel count ranging from 0 to Max Channels available in the Hw derivative).	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit<x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure 2 channels to HwUnit 1. (variant Petrol)	<pre>static const Adc_ChannelCfgType Adc_kHwUnit1Ch_Config_Petrol[2]= {     {         0x00000000U, /*Configuration value for the G1CHCTR0 register*/         0x00000000U, /*Configuration value</pre>

	<pre> for the G1BOUND register*/     0U, /*Analog Channel number for the corresponding Logical Channel*/     0U /*Limit Check channel or not */ }, {     0x00000000U, /*Configuration value for the G1CHCTR0 register*/     0x00000000U, /*Configuration value for the G1BOUND register*/     0U, /*Analog Channel number for the corresponding Logical Channel*/     0U /*Limit Check channel or not */ } }; </pre>
Configure 3 channels to HwUnit 2. (variant unaware)	<pre> static const Adc_ChannelCfgType Adc_kHwUnit2Ch_Config[3]= {     {         0x00000400U, /*Configuration value for the G2CHCTR0 register*/         0x00000000U, /*Configuration value for the G2BOUND register*/         0U, /*Analog Channel number for the corresponding Logical Channel*/         0U /*Limit Check channel or not */     },     {         0x00000000U, /*Configuration value for the G2CHCTR0 register*/         0x00000000U, /*Configuration value for the G2BOUND register*/         0U, /*Analog Channel number for the corresponding Logical Channel*/         0U /*Limit Check channel or not */     },     {         0x00000000U, /*Configuration value for the G2CHCTR0 register*/         0x00000000U, /*Configuration value for the G2BOUND register*/         0U, /*Analog Channel number for the corresponding Logical Channel*/     } } </pre>

	<pre> 0U /*Limit Check channel or not */     } }; </pre>
--	--

### 1.2.6.1 Member: ChannelChctrCfg

**Table 80** ChannelChctrCfg

<b>Name</b>	ChannelChctrCfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the channel control configuration value of channel <y> of HW unit <x> .('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y' = Channel count ranging from 0 to Max Channels available in the Hw derivative).	
<b>Verification method</b>	<p>The structure member is generated as a value of channel control configuration for GxCHCTR register.</p> <p>Bits 0-1 store the value configured in AdcInputClassSelection.</p> <p>Bits 4-5 always generate 0.</p> <p>Bits 6-7 store the value configured in AdcChannelLimitCheck.</p> <p>Bits 8-9 generate the value configured based on ChannelRangeSelect.</p> <p>Bit 10 stores the value configured in AdcSyncConvChannelEnable.</p> <p>Bit 11 stores the value configured in AdcChannelRefVoltsrcHigh.</p> <p>Bit 21 stores the value configured in AdcResultAlignment.</p> <p>Bits 28-29 store the value configured in AdcBWDPrechargeLevel.</p> <p>Bit 30 stores the value configured in AdcBWDEnable.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcInputClassSelection as ADC_HWUNIT_CLASS_0.</li> <li>Configure AdcChannelLimitCheck as Disabled.</li> <li>Configure AdcSyncConvChannelEnable as Disabled.</li> <li>Configure AdcChannelRefVoltsrcHigh as ADC_USES_VREF.</li> <li>Configure AdcResultAlignment as ADC_ALIGN_RIGHT.</li> <li>Configure AdcBWDEnable as Disabled.</li> </ul>	0x00000000U, /*Configuration value for the G0CHCTR0 register*/
	<ul style="list-style-type: none"> <li>Configure AdcInputClassSelection as ADC_GLOBAL_CLASS_1.</li> </ul>	0x50200403U, /*Configuration value for the G0CHCTR0 register*/

<ul style="list-style-type: none"> <li>• Configure AdcChannelLimitCheck as Disabled.</li> <li>• Configure AdcSyncConvChannelEnable as Enabled.</li> <li>• Configure AdcChannelRefVoltsrcHigh as ADC_USES_VREF.</li> <li>• Configure AdcResultAlignment as ADC_ALIGN_LEFT.</li> <li>• Configure AdcBWDEnable as Enabled.</li> <li>• Configure AdcBWDPrechargeLevel as ADC_BWD_PRECH_VAGND.</li> </ul>	
<ul style="list-style-type: none"> <li>• Configure AdcInputClassSelection as ADC_HWUNIT_CLASS_1.</li> <li>• Configure AdcChannelLimitCheck as Enabled.</li> <li>• Configure AdcSyncConvChannelEnable as Disabled.</li> <li>• Configure AdcChannelRangeSelect as ADC_RANGE_ALWAYS.</li> <li>• Configure AdcChannelRefVoltsrcHigh as ADC_USES_VREF.</li> <li>• Configure AdcResultAlignment as ADC_ALIGN_LEFT.</li> <li>• Configure AdcBWDEnable as Enabled.</li> <li>• Configure AdcBWDPrechargeLevel as ADC_BWD_PRECH_VAREF.</li> </ul>	0x40200341U, /*Configuration value for the G1CHCTR0 register*/

### 1.2.6.2 Member: BoundaryValues

**Table 81**    **BoundaryValues**

Name	BoundaryValues
------	----------------

<b>Type</b>	uint32	
<b>Description</b>	Indicates the boundary configuration value of channel <y> of HW unit <x> .('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Channel count ranging from 0 to Max Channels available in the Hw derivative).	
<b>Verification method</b>	<p>The structure member is generated as a value of boundary configuration for GxBOUND register.</p> <p>Bits 0-11 and 16-27 always generate 0 when AdcChannelLimitCheck is Disabled.</p> <p>Bits 0-11 store the value configured in AdcChannelLowLimit when AdcChannelLimitCheck is Enabled.</p> <p>Bits 16-27 store the value configured in AdcChannelHighLimit when AdcChannelLimitCheck is Enabled.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcChannelLimitCheck as Disabled.</li> </ul>	0x00000000U /*Configuration value for the G0BOUND register*/
	<ul style="list-style-type: none"> <li>Configure AdcChannelLimitCheck as Enabled.</li> <li>Configure AdcChannelRangeSelect as ADC_RANGE_ALWAYS.</li> <li>Configure AdcChannelLowLimit as 0.</li> <li>Configure AdcChannelHighLimit as 4095.</li> </ul>	0x00000000U /*Configuration value for the G1BOUND register*/
	<ul style="list-style-type: none"> <li>Configure AdcChannelLimitCheck as Enabled.</li> <li>Configure AdcChannelRangeSelect as ADC_RANGE_BETWEEN.</li> <li>Configure AdcChannelLowLimit as 1000.</li> <li>Configure AdcChannelHighLimit as 4000.</li> </ul>	0x0fa003e9U /*Configuration value for the G1BOUND register*/

### 1.2.6.3 Member: AnChannelNo

**Table 82 AnChannelNo**

<b>Name</b>	AnChannelNo
<b>Type</b>	Adc_ChannelType

<b>Description</b>	Indicates the analog channel number configuration value of channel <y> of HW unit <x> .('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Channel count ranging from 0 to Max Channels available in the Hw derivative).	
<b>Verification method</b>	The structure member is generated as a value of analog channel number for the corresponding logical channel.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcAnChannelNum as G1CH0.	0U, /*Analog Channel number for the corresponding Logical Channel*/
	Configure AdcAnChannelNum as G1CH3.	3U, /*Analog Channel number for the corresponding Logical Channel*/

#### 1.2.6.4 Member: LimitCheckEnabled

**Table 83** LimitCheckEnabled

<b>Name</b>	LimitCheckEnabled	
<b>Type</b>	uint8	
<b>Description</b>	Indicates the limit check configuration value of channel <y> of HW unit <x> .('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Channel count ranging from 0 to Max Channels available in the Hw derivative).	
<b>Verification method</b>	<p>The structure member is generated as a value of limit check for the corresponding logical channel.</p> <p><i>Note: This parameter is user configurable only when 'AdcGeneral/ AdcEnableLimitCheck' is enabled.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcChannelLimitCheck as Enabled.	1U /*Limit Check channel or not */
	Configure AdcChannelLimitCheck as Disabled.	0U /*Limit Check channel or not */

#### 1.2.7 Structure: Adc\_kHwUnit[x]Grp\_Config[\_<variant>][y]

**Table 84** Adc\_kHwUnit[x]Grp\_Config[\_<variant> ][y]

<b>Name</b>	Adc_kHwUnit[x]Grp_Config[_<variant>][y]
<b>Type</b>	Adc_GroupCfgType
<b>Description</b>	Configuration structure of ADC driver for an array of group specific configuration parameter. Group specific configuration is common for all the channels belonging to the group. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Group count ranging from 0 to 31).
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit<x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the



<variant> name. For variant-unaware configuration <variant> is ignored.		
Example(s)	Action	Generated output
	Configure 2 Groups to HwUnit 1. (variant Petrol)	<pre>static const Adc_GroupCfgType Adc_kHwUnit1Grp_Config_Petrol[2]= {     /*Group Configuration structure for     Adc1Group_0 - ID32*/     /*         Group Properties:         Trigger Source: ADC_TRIGG_SRC_SW         Trigger Edge:         HW Trigger Source: ADC_TRIG_NONE         HW Gate Source: ADC_GATE_NONE         Gate Level: ADC_GATE_LVL_HIGH     */     /* Notification Function Address */     (Adc_NotifyFnPtrType)0U,     /*Address for Group Definition     Structure*/      &amp;Adc_kHwUnit1GrpAdc1Group_0_Config[0U],     /*Address for the GTM trigger     configuration structure*/     (const     Mcu_17_Gtm_TomAtomChConfigType *)0U,     /*Address for the GTM gate     configuration structure*/     (const     Mcu_17_Gtm_TomAtomChConfigType *)0U,     /*Address for the ERU trigger     configuration structure*/     (const Adc_EruChannelCfgType *)0U,     /*Address for the ERU gate     configuration structure*/     (const Adc_EruChannelCfgType *)0U,     /*Configuration value for the     G1QCTRL register*/     0x00000000U,     /*Configuration value for the G1QMR     register*/     0x00000001U,     /*Configuration value for the</pre>

```

GlALIAS register*/
    0x00000100U,
    /* Configuration value for GlREQTM
register*/
    0x00000000U,
    /*Bit Mask for all the analog
channels configured for the group*/
    0x0001U,
    /*Bit Mask for all the result
registers configured for the group*/
    0x0001U,
    /*Bit Mask for all the analog
channels configured for synchronous
conversion*/
    0x0000U,
    /*Bit Mask for all the result
registers configured for synchronous
conversion*/
    0x0000U,
    ADC_TRIGG_SRC_SW,
    ADC_CONV_MODE_ONESHOT,
    ADC_ACCESS_MODE_SINGLE,
    ADC_STREAM_BUFFER_LINEAR,
    1U, /*Number of streaming samples
for the group*/
    ADC_OTHER_HW_USED, /*HW peripheral
used for Trigger*/
    ADC_OTHER_HW_USED, /*HW peripheral
used for Gate*/
    55U, /*Priority Level for the
group*/
    1U, /*Channel Count for the group*/
    0U, /*Limit Check enabled for the
group*/
    7U, /* EMUX configuration of the
Group */
    1U /* Diagnostic channels configured
for the Group */
},

{/*Group Configuration structure for
AdcGroup_32 - ID33*/
/*

```

```

Group Properties:
Trigger Source: ADC_TRIGG_SRC_SW
Trigger Edge:
HW Trigger Source: ADC_TRIG_NONE
HW Gate Source: ADC_GATE_NONE
Gate Level: ADC_GATE_LVL_HIGH
*/
/* Notification Function Address */
(Adc_NotifyFnPtrType)0U,
/*Address for Group Definition
Structure*/

&Adc_kHwUnit1GrpAdcGroup_32_Config[0U],
/*Address for the GTM trigger
configuration structure*/
(const
Mcu_17_Gtm_TomAtomChConfigType *)0U,
/*Address for the GTM gate
configuration structure*/
(const
Mcu_17_Gtm_TomAtomChConfigType *)0U,
/*Address for the ERU trigger
configuration structure*/
(const Adc_EruChannelCfgType *)0U,
/*Address for the ERU gate
configuration structure*/
(const Adc_EruChannelCfgType *)0U,
/*Configuration value for the
G1QCTRL register*/
0x00000000U,
/*Configuration value for the G1QMR
register*/
0x00000001U,
/*Configuration value for the
G1ALIAS register*/
0x00000100U,
/* Configuration value for G1REQTM
register*/
0x00000000U,
/*Bit Mask for all the analog
channels configured for the group*/
0x0001U,
/*Bit Mask for all the result

```

	<pre> registers configured for the group*/     0x0001U,     /*Bit Mask for all the analog channels configured for synchronous conversion*/     0x0000U,     /*Bit Mask for all the result registers configured for synchronous conversion*/     0x0000U,     ADC_TRIGG_SRC_SW,     ADC_CONV_MODE_ONESHOT,     ADC_ACCESS_MODE_SINGLE,     ADC_STREAM_BUFFER_LINEAR,     1U, /*Number of streaming samples for the group*/     ADC_OTHER_HW_USED, /*HW peripheral used for Trigger*/     ADC_OTHER_HW_USED, /*HW peripheral used for Gate*/     0U, /*Priority Level for the group*/     1U, /*Channel Count for the group*/     0U, /*Limit Check enabled for the group*/     3U, /* EMUX configuration of the Group */     0U /* Diagnostic channels configured for the Group */     } }; </pre>
Configure 1 Group to HwUnit 2. (variant unaware)	<pre> static const Adc_GroupCfgType Adc_kHwUnit2Grp_Config[1]= {     /*Group Configuration structure for Adc2Group_0 - ID64*/     /*         Group Properties:         Trigger Source: ADC_TRIGG_SRC_SW         Trigger Edge:         HW Trigger Source: ADC_TRIG_NONE         HW Gate Source: ADC_GATE_NONE         Gate Level: ADC_GATE_LVL_HIGH </pre>

```

*/
/* Notification Function Address */
(Adc_NotifyFnPtrType) 0U,
/*Address for Group Definition
Structure*/

&Adc_kHwUnit2GrpAdc2Group_0_Config[0U],
/*Address for the GTM trigger
configuration structure*/
(const
Mcu_17_Gtm_TomAtomChConfigType *) 0U,
/*Address for the GTM gate
configuration structure*/
(const
Mcu_17_Gtm_TomAtomChConfigType *) 0U,
/*Address for the ERU trigger
configuration structure*/
(const Adc_EruChannelCfgType *) 0U,
/*Address for the ERU gate
configuration structure*/
(const Adc_EruChannelCfgType *) 0U,
/*Configuration value for the
G2QCTRL register*/
0x00000000U,
/*Configuration value for the G2QMR
register*/
0x00000001U,
/*Configuration value for the
G2ALIAS register*/
0x00000100U,
/* Configuration value for G2REQTM
register*/
0x00000000U,
/*Bit Mask for all the analog
channels configured for the group*/
0x0001U,
/*Bit Mask for all the result
registers configured for the group*/
0x0001U,
/*Bit Mask for all the analog
channels configured for synchronous
conversion*/
0x0000U,
/*Bit Mask for all the result

```

	<pre> registers configured for synchronous conversion*/     0x0000U,     ADC_TRIGG_SRC_SW,     ADC_CONV_MODE_ONESHOT,     ADC_ACCESS_MODE_SINGLE,     ADC_STREAM_BUFFER_LINEAR,     1U, /*Number of streaming samples for the group*/     ADC_OTHER_HW_USED, /*HW peripheral used for Trigger*/     ADC_OTHER_HW_USED, /*HW peripheral used for Gate*/     0U, /*Priority Level for the group*/     1U, /*Channel Count for the group*/     0U, /*Limit Check enabled for the group*/     7U, /* EMUX configuration of the Group */     1U /* Diagnostic channels configured for the Group */     } }; </pre>
--	---

### 1.2.7.1 Member: NotifyPtr

**Table 85**    **NotifyPtr**

<b>Name</b>	NotifyPtr	
<b>Type</b>	Adc_NotifyFnPtrType	
<b>Description</b>	Indicates the address of application notification call back for the group <y> of HW unit <x> . ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y' = Group count ranging from 0 to 31).	
<b>Verification method</b>	<p>The structure member is generated as an address of application notification call back for the group.</p> <p><i>Note: This parameter is user configurable only when 'AdcGeneral/AdcGrpNotifCapability' is enabled.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGrpNotifCapability as Disabled	/* Notification Function Address */ (Adc_NotifyFnPtrType) 0U,
	Configure AdcNotification as	/* Notification Function Address */

IoHwAb_AdcNotification64	IoHwAb_AdcNotification64,
Configure AdcNotification as IoHwAb_AdcNotification100	/* Notification Function Address */ IoHwAb_AdcNotification100,

### 1.2.7.2 Member: GroupDefinition

**Table 86** GroupDefinition

<b>Name</b>	GroupDefinition	
<b>Type</b>	Adc_GroupDefType*	
<b>Description</b>	Indicates the array of structure containing the group definition. Each element of the structures array defines the analog channel and result register configuration.	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_<variant>][y] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure Adc0Group_0 to HwUnit0 (variant unaware)	/*Address for Group Definition Structure*/ &Adc_kHwUnit0GrpAdc0Group_0_Config[0U]
	Configure Adc1Group_0 to HwUnit1 (variant Petrol)	/*Address for Group Definition Structure*/ &Adc_kHwUnit1GrpAdc1Group_0_Config_Petrol[0U],

### 1.2.7.3 Member: GtmTrigCfg

**Table 87** GtmTrigCfg

<b>Name</b>	GtmTrigCfg	
<b>Type</b>	Mcu_17_Gtm_TomAtomChConfigType*	
<b>Description</b>	Indicates the GTM (ATOM / TOM) trigger configuration structure.	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_<variant>][y] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure Adc0Group_5 to HwUnit0 with GTM as trigger source. (variant unaware)	/*Address for the GTM trigger configuration structure*/ (const Mcu_17_Gtm_TomAtomChConfigType *) &Adc_kHwUnit0GrpAdc0Group_5GtmTrig_Config
	Configure Adc11Group_2 to HwUnit11 with GTM as trigger source. (variant Petrol)	/*Address for the GTM trigger configuration structure*/ (const Mcu_17_Gtm_TomAtomChConfigType *) &Adc_kHwUnit11GrpAdc11Group_2GtmTrig_Config_Petrol

### 1.2.7.4 Member: GtmGateCfg

**Table 88** GtmGateCfg

<b>Name</b>	GtmGateCfg	
<b>Type</b>	Mcu_17_Gtm_TomAtomChConfigType*	
<b>Description</b>	Indicates the GTM (ATOM / TOM) gating configuration structure.	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_<variant>][y] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure Adc2Group_0 to HwUnit2 with GTM as gate source. (variant unaware)	<pre>/*Address for the GTM gate configuration structure*/ (const Mcu_17_Gtm_TomAtomChConfigType *) &amp;Adc_kHwUnit2GrpAdc2Group_0GtmGate_Config</pre>
	Configure Adc8Group_2 to HwUnit8 with GTM as gate source. (variant Petrol)	<pre>/*Address for the GTM gate configuration structure*/ (const Mcu_17_Gtm_TomAtomChConfigType *) &amp;Adc_kHwUnit8GrpAdc8Group_2GtmGate_Config_Petrol</pre>

### 1.2.7.5 Member: EruTrigCfg

**Table 89** EruTrigCfg

<b>Name</b>	EruTrigCfg	
<b>Type</b>	Adc_EruChannelCfgType *	
<b>Description</b>	Indicates the ERU trigger configuration structure.	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_<variant>][y] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure Adc0Group_9 to HwUnit0 with ERU as trigger source. (variant unaware)	<pre>/*Address for the ERU trigger configuration structure*/ (const Adc_EruChannelCfgType *) &amp;Adc_kHwUnit0GrpAdc0Group_9EruTrig_Config</pre>
	Configure Adc8Group_2 to HwUnit8 with ERU as trigger source. (variant Petrol)	<pre>/*Address for the ERU trigger configuration structure*/ (const Adc_EruChannelCfgType *) &amp;Adc_kHwUnit8GrpAdc8Group_2EruTrig_Config_Petrol</pre>

### 1.2.7.6 Member: EruGateCfg

**Table 90** EruGateCfg



<b>Name</b>	EruGateCfg	
<b>Type</b>	Adc_EruChannelCfgType *	
<b>Description</b>	Indicates the ERU gating configuration structure.	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_<variant>][y] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure Adc0Group_13 to HwUnit0 with ERU as gate source. (variant unaware)	*Address for the ERU gate configuration structure*/  (const Adc_EruChannelCfgType *) &Adc_kHwUnit0GrpAdc0Group_13EruGate_Config
<b>Example(s)</b>	Configure Adc8Group_2 to HwUnit8 with ERU as gate source. (variant Petrol)	*Address for the ERU gate configuration structure*/  (const Adc_EruChannelCfgType *) &Adc_kHwUnit8GrpAdc8Group_2EruGate_Config_Petrol

### 1.2.7.7 Member: GroupQCtrlCfg

**Table 91** GroupQCtrlCfg

<b>Name</b>	GroupQCtrlCfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the value of queue source control register that selects the external gate and /or trigger signal.	
<b>Verification method</b>	The structure member is generated as a value of queue source control configuration for GxQCTRLy register. Bits 8-11 generate the value based on HW configured in AdcHwExtTrigSelect. Bits 13-14 generate the value based on HW and HW signal configured in AdcHwExtTrigSelect and AdcHwTrigSignal. Bit 28 generates 1 when value configured in AdcHwTrigTimer is not equal to 0. Other bits are always generated as 0.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>Configure AdcHwExtTrigSelect as ADC_TRIG_8_GxREQTRI_GTM_ADCx_TRIG0.</li> <li>Configure AdcHwExtGateSelect as ADC_GATE_12_GxREQGTM_ERUPDOUTx.</li> <li>Configure AdcHwTrigTimer as 0.</li> <li>Configure AdcHwTrigSignal as ADC_HW_TRIG_RISING_EDGE.</li> </ul>	/*Configuration value for the G0QCTRL register*/  0x000c4800U
<b>Example(s)</b>	<ul style="list-style-type: none"> <li>Configure AdcGroupTriggSrc as</li> </ul>	/*Configuration value for the

ADC_TRIGG_SRC_HW. <ul style="list-style-type: none"> <li>• Configure AdcHwExtTrigSelect as ADC_TRIG_NONE.</li> <li>• Configure AdcHwExtGateSelect as ADC_GATE_NONE.</li> <li>• Configure AdcHwTrigTimer as 1000.</li> <li>• Configure AdcHwTrigSignal as ADC_HW_TRIG_RISING_EDGE.</li> </ul>	G0QCTRL register*/ 0x10000000U
---	-----------------------------------

### 1.2.7.8 Member: GroupQModeCfg

**Table 92** GroupQModeCfg

<b>Name</b>	GroupQModeCfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the value of queue mode register that selects the operating mode of a queued request source.	
<b>Verification method</b>	<p>The structure member is generated as a value of queue mode configuration for GxQMRy register. Bits 0-1 store the value 1 when AdcGroupTriggSrc is ADC_TRIGG_SRC_SW otherwise generate the values from 0 to 3 based on value configured in AdcHwExtTrigSelect, AdcHwExtGateSelect and AdcHwGateSignal.</p> <p>Bit 2 stores the value 1 when AdcHwExtTrigSelect is not equal to ADC_TRIG_NONE or AdcHwTrigTimer is not equal to 0 otherwise stores the value 0.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>• Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_SW.</li> </ul>	<pre>/*Configuration value for the G0QMR register*/ 0x00000001U</pre>
	<ul style="list-style-type: none"> <li>• Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>• Configure AdcHwExtTrigSelect as ADC_TRIG_NONE or AdcHwTrigTimer as 100.</li> <li>• Configure AdcHwExtGateSelect as ADC_GATE_NONE.</li> </ul>	<pre>/*Configuration value for the G0QMR register*/ 0x00000005U</pre>
	<ul style="list-style-type: none"> <li>• Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>• Configure AdcHwExtTrigSelect as ADC_TRIG_8_GxREQTRI_GTM_ADCx_TRIG0 or AdcHwTrigTimer as 100</li> <li>• Configure AdcHwExtGateSelect as ADC_GATE_12_GxREQGTM_ERUPDOUTx.</li> </ul>	<pre>/*Configuration value for the G0QMR register*/ 0x00000006U</pre>
	<ul style="list-style-type: none"> <li>• Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>• Configure AdcHwExtTrigSelect as</li> </ul>	<pre>/*Configuration value for the G0QMR register*/ 0x00000005U</pre>

ADC_TRIG_15_GxREQTRP_GxREQGTySEL . <ul style="list-style-type: none"> <li>Configure AdcHwExtGateSelect as ADC_GATE_2_GxREQGTC_CCU6061_TRIG0.</li> <li>Configure AdcHwGateSignal as ADC_GATE_LVL_HIGH.</li> </ul>	
<ul style="list-style-type: none"> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>Configure AdcHwExtTrigSelect as ADC_TRIG_1_GxREQTRB_CCU61_SR3 or AdcHwTrigTimer as 0</li> <li>Configure AdcHwExtGateSelect as ADC_GATE_0_GxREQGTA_GTM_ADCx_TRIG0.</li> <li>Configure AdcHwGateSignal as ADC_GATE_LVL_HIGH.</li> </ul>	/*Configuration value for the G0QMR register*/ 0x00000006U
<ul style="list-style-type: none"> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>Configure AdcHwExtTrigSelect as ADC_TRIG_1_GxREQTRB_CCU61_SR3 or AdcHwTrigTimer as 0</li> <li>Configure AdcHwExtGateSelect as ADC_GATE_0_GxREQGTA_GTM_ADCx_TRIG0.</li> <li>Configure AdcHwGateSignal as ADC_GATE_LVL_LOW.</li> </ul>	/*Configuration value for the G0QMR register*/ 0x00000007U

### 1.2.7.9 Member: AliasChCfg

**Table 93** AliasChCfg

<b>Name</b>	AliasChCfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the value of alias register that replaces the channel numbers of channels CH0 and CH1 with another channel number.	
<b>Verification method</b>	The structure member is generated as a value of alias configuration for GxALIAS register. Bits 0-4 store the alias channel configured in AdcChannel0Alias. Bits 8-12 store the alias channel configured in AdcChannel1Alias. Other bits are always generated as 0.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcChannel0Alias as 0.</li> <li>Configure AdcChannel1Alias as 1.</li> </ul>	/*Configuration value for the G0ALIAS register*/ 0x00000100U

<ul style="list-style-type: none"> <li>Configure AdcChannel0Alias as 4.</li> <li>Configure AdcChannel1Alias as 5.</li> </ul>	<pre>/*Configuration value for the G0ALIAS register*/ 0x00000504U</pre>
--	---

### 1.2.7.10 Member: GrpReqTmCfg

**Table 94** GrpReqTmCfg

<b>Name</b>	GrpReqTmCfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the value of request timer register that configures the operating mode of a source-specific request timer.	
<b>Verification method</b>	<p>The structure member is generated as a value of request timer configuration for GxREQTMi register.</p> <p>Bits 0-1 always generate 3 when AdcGroupTriggSrc is ADC_TRIGG_SRC_HW and AdcHwTrigTimer is not equal to 0.</p> <p>Bits 6-15 store the value configured in AdcHwTrigTimer.</p> <p>Bits 22-31 store the value configured in AdcHwTrigTimer.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>Configure AdcHwTrigTimer as 100.</li> </ul>	<pre>/* Configuration value for G0REQTM register*/ 0x19001903U</pre>
	<ul style="list-style-type: none"> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>Configure AdcHwTrigTimer as 1000.</li> </ul>	<pre>/* Configuration value for G0REQTM register*/ 0xfa00fa03U</pre>

### 1.2.7.11 Member: ChannelMask

**Table 95** ChannelMask

<b>Name</b>	ChannelMask	
<b>Type</b>	uint16	
<b>Description</b>	Indicates the mask value for channels configured for the group. Each bit represents the corresponding analog channel.	
<b>Verification method</b>	The structure member is generated as a mask value for the analog channels configured for the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroupDefinition with 7 channels from channel 0 to channel 6.	<pre>/*Bit Mask for all the analog channels configured for the group*/ 0x007fU</pre>
	Configure AdcGroupDefinition with 4 channels from channel 4	<pre>/*Bit Mask for all the analog channels</pre>

to channel 7.	configured for the group*/ 0x00f0U
---------------	---------------------------------------

### 1.2.7.12 Member: ResultRegMask

**Table 96 ResultRegMask**

<b>Name</b>	ResultRegMask	
<b>Type</b>	uint16	
<b>Description</b>	Indicates the mask value for result register configured for the group. Each bit represents the corresponding analog channel.	
<b>Verification method</b>	The structure member is generated as a mask value for result register configured for the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcResRegDefinition with 7 channels from channel 0 to channel 6.	/*Bit Mask for all the result registers configured for the group*/ 0x007fU
	Configure AdcResRegDefinition with 4 channels from channel 4 to channel 7.	/*Bit Mask for all the result registers configured for the group*/ 0x00f0U

### 1.2.7.13 Member: SyncChannelMask

**Table 97 SyncChannelMask**

<b>Name</b>	SyncChannelMask	
<b>Type</b>	uint16	
<b>Description</b>	Indicates the mask value for sync channels configured for the group. Each bit represents the corresponding analog channel.	
<b>Verification method</b>	The structure member is generated as a mask value for sync channels configured for the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcSyncConvChannelEnable as Enabled for 4 channels from channel 0 to channel 3 when AdcSyncConvEnable is enabled and AdcSyncConvMode is ADC_SYNC_MASTER.</li> <li>Configure AdcGroupDefinition with 4 channels from channel 0 to channel 3.</li> </ul>	/*Bit Mask for all the analog channels configured for synchronous conversion*/ 0x000FU
	<ul style="list-style-type: none"> <li>Configure AdcSyncConvChannelEnable</li> </ul>	/*Bit Mask for all the analog channels

as Enabled for 4 channels from channel 0 to channel 3 when AdcSyncConvEnable is enabled and AdcSyncConvMode is ADC_SYNC_MASTER. <ul style="list-style-type: none"> <li>Configure AdcGroupDefinition with 2 channels from channel 0 to channel 1.</li> </ul>	configured for synchronous conversion*/ 0x0003U
---	--

### 1.2.7.14 Member: SyncResultRegMask

**Table 98**      **SyncResultRegMask**

<b>Name</b>	SyncResultRegMask	
<b>Type</b>	uint16	
<b>Description</b>	Indicates the mask value for sync result register configured for the group. Each bit represents the corresponding analog channel.	
<b>Verification method</b>	The structure member is generated as a mask value for sync result register configured for the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcSyncConvChannelEnable as Enabled for 4 channels from channel 0 to channel 3 when AdcSyncConvEnable is enabled and AdcSyncConvMode is ADC_SYNC_MASTER.</li> <li>Configure AdcResRegDefinition with 4 channels from channel 0 to channel 3.</li> </ul>	/*Bit Mask for all the result registers configured for synchronous conversion*/ 0x000FU
	<ul style="list-style-type: none"> <li>Configure AdcSyncConvChannelEnable as Enabled for 4 channels from channel 0 to channel 3 when AdcSyncConvEnable is enabled and AdcSyncConvMode is ADC_SYNC_MASTER.</li> <li>Configure AdcResRegDefinition with 2 channels from channel 0 to channel 1.</li> </ul>	/*Bit Mask for all the result registers configured for synchronous conversion*/ 0x0003U

### 1.2.7.15 Member: TriggerSource

**Table 99 TriggerSource**

<b>Name</b>	TriggerSource	
<b>Type</b>	Adc_TriggerSourceType	
<b>Description</b>	Indicates the trigger source (HW / SW) configured for the group.	
<b>Verification method</b>	The structure member is generated as a value of trigger source configured for the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_SW.	ADC_TRIGG_SRC_SW
	Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_TRIGG_SRC_HW

### 1.2.7.16 Member: ConvMode

**Table 100 ConvMode**

<b>Name</b>	ConvMode	
<b>Type</b>	Adc_GroupConvModeType	
<b>Description</b>	Indicates the conversion mode (Continuous / One-Shot) configured for the group.	
<b>Verification method</b>	The structure member is generated as a value of conversion mode configured for the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroupConversionMode as ADC_CONV_MODE_CONTINUOUS.	ADC_CONV_MODE_CONTINUOUS
	Configure AdcGroupConversionMode as ADC_CONV_MODE_ONESHOT.	ADC_CONV_MODE_ONESHOT

### 1.2.7.17 Member: AccessMode

**Table 101 AccessMode**

<b>Name</b>	AccessMode	
<b>Type</b>	Adc_GroupAccessModeType	
<b>Description</b>	Indicates the access mode (streaming / single) configured for the group.	
<b>Verification method</b>	The structure member is generated as a value of access mode configured for the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroupAccessMode as ADC_ACCESS_MODE_STREAMING.	ADC_ACCESS_MODE_STREAMING

Configure AdcGroupAccessMode as ADC_ACCESS_MODE_SINGLE.	ADC_ACCESS_MODE_SINGLE
---	------------------------

### 1.2.7.18 Member: StreamMode

**Table 102 StreamMode**

<b>Name</b>	StreamMode	
<b>Type</b>	Adc_StreamBufferModeType	
<b>Description</b>	Indicates the streaming mode (linear /circular) configured for the group.	
<b>Verification method</b>	The structure member is generated as a value of streaming mode configured for the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcStreamingBufferMode as ADC_STREAM_BUFFER_LINEAR.	ADC_STREAM_BUFFER_LINEAR
	Configure AdcStreamingBufferMode as ADC_STREAM_BUFFER_CIRCULAR.	ADC_STREAM_BUFFER_CIRCULAR

### 1.2.7.19 Member: NumOfSamples

**Table 103 NumOfSamples**

<b>Name</b>	NumOfSamples	
<b>Type</b>	Adc_StreamNumSampleType	
<b>Description</b>	Indicates the number of samples for streaming groups.	
<b>Verification method</b>	The structure member is generated as a value of number of samples for streaming groups.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcStreamingNumSamples as 2.	2U
	Configure AdcStreamingNumSamples as 10.	10U

### 1.2.7.20 Member: HwTrigType

**Table 104 HwTrigType**

<b>Name</b>	HwTrigType	
<b>Type</b>	Adc_HwTrigGateType	
<b>Description</b>	Indicates the HW trigger source (GTM / ERU / OTHER) configured for the group.	
<b>Verification method</b>	The structure member is generated as a value of HW trigger source configured for the group.	



Example(s)	Action	Generated output
	Configure AdcHwExtTrigSelect as ADC_TRIG_8_GxREQTRI_GTM_ADCx_TRIG0 when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_GTM_HW_USED
	Configure AdcHwExtTrigSelect as ADC_TRIG_7_GxREQTRH_ERUIOUTx when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_ERU_HW_USED
	Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_SW.	ADC_OTHER_HW_USED
	Configure AdcHwExtTrigSelect as ADC_TRIG_1_GxREQTRB_CCU61_SR3 when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_OTHER_HW_USED

### 1.2.7.21 Member: HwGateType

**Table 105 HwGateType**

<b>Name</b>	HwGateType	
<b>Type</b>	Adc_HwTrigGateType	
<b>Description</b>	Indicates the HW gate source (GTM / ERU / OTHER) configured for the group.	
<b>Verification method</b>	The structure member is generated as a value of HW gate source configured for the group.	
Example(s)	Action	Generated output
	Configure AdcHwExtGateSelect as ADC_TRIG_8_GxREQTRI_GTM_ADCx_TRIG0 when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_GTM_HW_USED
	Configure AdcHwExtGateSelect as ADC_TRIG_7_GxREQTRH_ERUIOUTx when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_ERU_HW_USED
	Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_SW.	ADC_OTHER_HW_USED
	Configure AdcHwExtGateSelect as ADC_TRIG_1_GxREQTRB_CCU61_SR3 when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_OTHER_HW_USED

### 1.2.7.22 Member: GrpPriority

**Table 106 GrpPriority**

<b>Name</b>	GrpPriority	
<b>Type</b>	uint8	
<b>Description</b>	Indicates the priority level configured for the group.	
<b>Verification method</b>	<p>The structure member is generated as a value of priority level configured for the group.</p> <p><i>Note: The member is user configurable only when the configuration parameter <code>AdcPriorityImplementation</code> is not equal to <code>ADC_PRIORITY_NONE</code>.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure <code>AdcPriorityImplementation</code> as <code>ADC_PRIORITY_NONE</code> .	<code>0U, /*Priority Level for the group*/</code>
	Configure <code>AdcGroupPriority</code> as 20 when <code>AdcPriorityImplementation</code> is configured as <code>ADC_PRIORITY_HW</code> .	<code>0U, /*Priority Level for the group*/</code>
	Configure <code>AdcGroupPriority</code> as 254 when <code>AdcPriorityImplementation</code> is configured as <code>ADC_PRIORITY_HW</code> .	<code>1U /*Priority Level for the group*/</code>
	Configure <code>AdcGroupPriority</code> as 255 when <code>AdcPriorityImplementation</code> is configured as <code>ADC_PRIORITY_HW</code> .	<code>2U /*Priority Level for the group*/</code>
	Configure <code>AdcGroupPriority</code> as 200 when <code>AdcPriorityImplementation</code> is configured as <code>ADC_PRIORITY_HW_SW</code> .	<code>200U /*Priority Level for the group*/</code>
	Configure <code>AdcGroupPriority</code> as 55 when <code>AdcPriorityImplementation</code> is configured as <code>ADC_PRIORITY_HW_SW</code> .	<code>55U /*Priority Level for the group*/</code>

### 1.2.7.23 Member: NoOfChannels

**Table 107 NoOfChannels**

<b>Name</b>	NoOfChannels
<b>Type</b>	uint8
<b>Description</b>	Indicates the number of channels configured for the group.

<b>Verification method</b>	The structure member is generated as a value of number of channels configured for the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroupDefinition with 4 channels.	4U /*Channel Count for the group*/
	Configure AdcGroupDefinition with 2 channels.	2U /*Channel Count for the group*/

### 1.2.7.24 Member: LimitCheckGroup

**Table 108 LimitCheckGroup**

<b>Name</b>	LimitCheckGroup	
<b>Type</b>	uint8	
<b>Description</b>	Indicates the limit check configured for the group.	
<b>Verification method</b>	The structure member is generated as a value of limit check configured for the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroupDefinition with a channel which is enabled with limit check.	1U /*Limit Check enabled for the group*/
	Configure AdcGroupDefinition with a channel which is disabled with limit check.	0U /*Limit Check disabled for the group*/

### 1.2.7.25 Member: GrpEmuxCfg

**Table 109 GrpEmuxCfg**

<b>Name</b>	GrpEmuxCfg	
<b>Type</b>	uint8	
<b>Description</b>	Indicates the EMUX configuration of the Group	
<b>Verification method</b>	<p>The structure member is generated as a value of AdcEmuxStartSelection configured for the group.</p> <p>Bit 0 stores the value configured in the parameter AdcEmuxChGroup.</p> <p>Bits 1-3 store the value configured in the parameter AdcEmuxStartSelection.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Enable AdcEmuxChGroup parameter.</li> <li>Configure AdcEmuxStartSelection as 3.</li> </ul>	7U /* EMUX configuration of the Group */
	Disable AdcEmuxChGroup parameter	0U /* EMUX configuration of the Group */

### 1.2.7.26 Member: DiagnosticChGrp

**Table 110 DiagnosticChGrp**

<b>Name</b>	DiagnosticChGrp	
<b>Type</b>	uint8	
<b>Description</b>	Indicates whether a diagnostic channel is configured for the group.	
<b>Verification method</b>	The structure member is generated as 1 for the group if group is configured with channel, which is enabled with any one of the parameter AdcPullDownDiagnosticEnable or AdcMultiplexerDiagnosticEnable or AdcConverterDiagnosticEnable.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroupDefinition with channels which are enabled with any one of the below parameters: <ul style="list-style-type: none"> <li>• AdcPullDownDiagnosticEnable</li> <li>• AdcMultiplexerDiagnosticEnable</li> <li>• AdcConverterDiagnosticEnable</li> </ul>	1U /* Diagnostic channels configured for the Group */
	Configure AdcGroupDefinition with channels which are disabled with all the below parameters: <ul style="list-style-type: none"> <li>• AdcPullDownDiagnosticEnable</li> <li>• AdcMultiplexerDiagnosticEnable</li> <li>• AdcConverterDiagnosticEnable</li> </ul>	0U /* Diagnostic channels configured for the Group */

### 1.2.8 Structure: Adc\_kHwUnit[x]Grp[name]\_Config[\_<variant>][y]

**Table 111 Adc\_kHwUnit[x]Grp[name]\_Config[\_<variant>][y]**

<b>Name</b>	Adc_kHwUnit[x]Grp[name]_Config[_<variant>][y]	
<b>Type</b>	Adc_GroupDefType	
<b>Description</b>	Configuration structure of ADC driver for an array of configured analog channels and result registers. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y' = Channel count ranging from 0 to Max Channels available in the Hw derivative and 'name' = Name of the group configured to the HW unit).	
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_<variant>][y] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroupDefinition and AdcResRegDefinition with 8 channels from channel 0 to channel 7 to the Group 'Adc0Group_5' of	<pre>/**Group Definition of Adc0Group_5- ID5 of HW Unit 0 */  static const Adc_GroupDefType Adc_kHwUnit0GrpAdc0Group_5_Config_Petrol[8]= {  /*AS Logical Channel*/ /*Analog Channel*/</pre>

HwUnit0. (variant Petrol)	<pre> /*Result Register*/ /*Channel Diagnostic Data*/  { 0U,      0U,      0U,      0x00000200U }, { 1U,      1U,      1U,      0x00000400U }, { 2U,      2U,      2U,      0x00000800U }, { 3U,      3U,      3U,      0x00007000U }, { 4U,      4U,      4U,      0x00000000U }, { 5U,      5U,      5U,      0x00000000U }, { 6U,      6U,      6U,      0x00000000U }, { 7U,      7U,      7U,      0x00000000U }  }; </pre>
Configure AdcGroupDefinition and AdcResRegDefinition with 6 channels from channel 0 to channel 5 to the Group 'Adc1Group_0' of HwUnit1. (variant unaware)	<pre> /**Group Definition of Adc1Group_0- ID32 of HW Unit 1 */ static const Adc_GroupDefType Adc_kHwUnit1GrpAdc1Group_0_Config[6]= {     /*AS Logical Channel*/ /*Analog Channel*/     /*Result Register*/ /*Channel Diagnostic     Data*/      { 0U,      0U,      0U,      0x00000200U },     { 1U,      1U,      1U,      0x00000400U },     { 2U,      2U,      2U,      0x00000800U },     { 3U,      3U,      3U,      0x00007000U },     { 4U,      4U,      4U,      0x00000000U },     { 5U,      5U,      5U,      0x00000000U }  }; </pre>

### 1.2.8.1 Member: ASChannelId

**Table 112 ASChannelId**

<b>Name</b>	ASChannelId	
<b>Type</b>	Adc_ChannelType	
<b>Description</b>	Indicates the index of channel in the Adc Channel array configured to the group.	
<b>Verification method</b>	The structure member is generated as a value of index of the Adc Channel array configured to the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroupDefinition with 2 channels from channel 0 to channel 1.	<pre> /*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/  { 0U,  0U,  0U,  0x00000200U }, { 1U,  1U,  1U,  0x00000400U } </pre>

Configure AdcGroupDefinition with 5 channels from channel 0 to channel 4.	<pre>/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/  { 0U, 0U, 0U, 0x00000200U }, { 1U, 1U, 1U, 0x00000400U }, { 2U, 2U, 2U, 0x00000800U }, { 3U, 3U, 3U, 0x00007000U }, { 4U, 4U, 4U, 0x00000000U }</pre>
---	---

### 1.2.8.2 Member: AnalogChannelNo

**Table 113** AnalogChannelNo

<b>Name</b>	AnalogChannelNo	
<b>Type</b>	Adc_ChannelType	
<b>Description</b>	Indicates the channel number of channels in the Adc Channel array configured to the group.	
<b>Verification method</b>	The structure member is generated as a value of channel number of the Adc Channel array configured to the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcGroupDefinition with 2 channels from channel 0 to channel 1.	<pre>/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/  { 0U, 0U, 0U, 0x00000200U }, { 1U, 1U, 1U, 0x00000400U }</pre>
<b>Example(s)</b>	Configure AdcGroupDefinition with 4 channels from channel 0 to channel 3.	<pre>/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/  { 0U, 0U, 0U, 0x00000200U }, { 1U, 1U, 1U, 0x00000400U }, { 2U, 2U, 2U, 0x00000800U }, { 3U, 3U, 3U, 0x00007000U }</pre>

### 1.2.8.3 Member: ResultReg

**Table 114** ResultReg

<b>Name</b>	ResultReg	
<b>Type</b>	Adc_ResultRegType	
<b>Description</b>	Indicates the result register for storing the result of channels used in the Adc Channel array configured to the group.	
<b>Verification method</b>	The structure member is generated as a value of result register for storing the result of channels used in the Adc Channel array configured to the group.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>

Configure AdcResRegDefinition with 2 channels from channel 0 to channel 1.	<pre>/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/  { 0U, 0U, 0U, 0x00000200U }, { 1U, 1U, 1U, 0x00000400U }</pre>
Configure AdcResRegDefinition with 4 channels from channel 0 to channel 3.	<pre>/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/  { 0U, 0U, 0U, 0x00000200U }, { 1U, 1U, 1U, 0x00000400U }, { 2U, 2U, 2U, 0x00000800U }, { 3U, 3U, 3U, 0x000007000U }</pre>

#### 1.2.8.4 Member: AnChDiagnosticsCfg

**Table 115** AnChDiagnosticsCfg

<b>Name</b>	AnChDiagnosticsCfg	
<b>Type</b>	uint32	
<b>Description</b>	Indicates the diagnostic value to be stored in the QINR register of channels used in the Adc Channel array configured to the group.	
<b>Verification method</b>	<p>The structure member is generated as a value of diagnostics of the Adc Channel array configured to the group.</p> <p>Bit 9 stores the value configured in the AdcPullDownDiagnosticEnable parameter.</p> <p>Bits 10-11 store the value configured in the AdcMultiplexerDiagnosticLevel parameter, if AdcMultiplexerDiagnosticEnable parameter is true.</p> <p>Bit 12 stores the value configured in the AdcConverterDiagnosticEnable parameter.</p> <p>Bits 13-14 store the value configured in the AdcConverterDiagnosticsLevel parameter, if AdcConverterDiagnosticEnable parameter is true.</p> <p>Other bits are always generated as 0.</p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<p>Configure AdcGroupDefinition with 2 channels from channel 0 to channel 1 with following configurations:</p> <ul style="list-style-type: none"> <li>Configure channel0 with AdcPullDownDiagnosticEnable as true.</li> <li>Configure channel1 with AdcMultiplexerDiagnosticLevel as ADC_MD_PULL_UP</li> </ul>	<pre>/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/  { 0U, 0U, 0U, 0x00000200U }, { 1U, 1U, 1U, 0x00000800U }</pre>
	Configure AdcGroupDefinition with 4 channels from channel 0 to channel 3 with following configurations:	<pre>/*AS Logical Channel*/ /*Analog</pre>

<ul style="list-style-type: none"> <li>Configure channel0 with AdcConverterDiagnosticsLevel as ADC_CD_PULL_DEVICE_VDDM.</li> <li>Configure channel1 with AdcMultiplexerDiagnosticLevel as ADC_MD_PULL_DOWN</li> <li>Don't configure any diagnostics to channel2 and channel3</li> </ul>	Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/ <pre>{ 0U, 0U, 0U, 0x00001000U }, { 1U, 1U, 1U, 0x00000400U }, { 2U, 2U, 2U, 0x00000000U }, { 3U, 3U, 3U, 0x00000000U }</pre>
---	--

### 1.2.9 Structure: Adc\_kHwUnit[x]Grp[name]EruTrig\_Config[\_<variant>]

**Table 116** Adc\_kHwUnit[x]Grp[name]EruTrig\_Config[\_<variant>]

Name	Adc_kHwUnit[x]Grp[name]EruTrig_Config[_<variant>]	
Type	Adc_EruChannelCfgType	
Description	Configuration structure of ADC driver for configured ERU trigger. ('x' = HwUnit ID starting from 0 to Max HwUnits available in the derivative and 'name' = Name of the group configured to the HW unit).	
Verification method	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_<variant>][y] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.	
Example(s)	Action	Generated output
	Configure ERU trigger to group 'Adc0Group_5' of HwUnit0. (variant Petrol)	<pre>static const Adc_EruChannelCfgType Adc_kHwUnit0GrpAdc0Group_5EruTrig_Config_Petrol= {     0x3b20U, /*EICR register configuration*/     0x4000U, /*IGCR register configuration*/     7U, /*ERS channel*/     3U /*OGU channel*/ };</pre>
	Configure ERU trigger to group 'Adc1Group_0' of HwUnit1. (variant unaware)	<pre>static const Adc_EruChannelCfgType Adc_kHwUnit1GrpAdc1Group_0EruTrig_Config= {     0x3b20U, /*EICR register configuration*/     0x4000U, /*IGCR register configuration*/     7U, /*ERS channel*/     3U /*OGU channel*/ };</pre>



### 1.2.9.1 Member: EruEicrCfg

**Table 117 EruEicrCfg**

<b>Name</b>	EruEicrCfg	
<b>Type</b>	uint16	
<b>Description</b>	Indicates the value of external input channel configured to the group.	
<b>Verification method</b>	<p>The structure member is generated as a value of external input channel configured to the group for EICR register.</p> <p>Bits 4-6 store the suffixed value after _SEL of 'AdcEruErsInputPin'.</p> <p>Bits 8-9 store the value configured in AdcHwTrigSignal.</p> <p>Bits 12-14 store the suffixed value of '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/McuEruAllocationConf_0/McuEruChannelOutputUnitConf_0' after McuEruChannelOutputUnitConf_.</p> <p><i>Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.</i></p> <p><i>Note: ERS channel configured in 'AdcEruErsInputPin' is used to determine the bit position of EICR SFR i.e. Odd Channel starts from bit position is 16, and even channel starts from bit position is 0.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcHwTrigSignal as ADC_HW_TRIG_BOTH_EDGES.</li> <li>Configure AdcEruOguRef as McuEruChannelOutputUnitConf_0.</li> <li>Configure AdcEruErsInputPin as ERS_REQ0A_PORTS_P15_4_SEL0.</li> </ul>	0x0b00U /*EICR register configuration*/
	<ul style="list-style-type: none"> <li>Configure AdcHwTrigSignal as ADC_HW_TRIG_RISING_EDGE.</li> <li>Configure AdcEruOguRef as McuEruChannelOutputUnitConf_0.</li> <li>Configure AdcEruErsInputPin as ERS_REQ7C_PORTS_P15_1_SEL2.</li> </ul>	0x0a20U /*EICR register configuration*/

### 1.2.9.2 Member: ErulgcrCfg

**Table 118 ErulgcrCfg**

<b>Name</b>	ErulgcrCfg	
<b>Type</b>	uint16	
<b>Description</b>	Indicates the value of gating control configured to the group.	

<b>Verification method</b>	<p>The structure member is generated as a value of gating control configured to the group for IGCR register.          Bits 0-13 always generate 0.          Bits 14-15 always generate 1.</p> <p><i>Note: This parameter is generated only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.</i></p> <p><i>Note: ERS channel configured in 'AdcEruErsInputPin' is used to determine the bit position of EICR SFR i.e. Odd Channel starts from bit position is 16, and even channel starts from bit position is 0.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc[_<variant>]_PBcfg.c	0x4000U /*IGCR register configuration*/

### 1.2.9.3 Member: ErsChannel

**Table 119 ErsChannel**

<b>Name</b>	ErsChannel	
<b>Type</b>	uint8	
<b>Description</b>	Indicates the value of ERS channel configured to the group.	
<b>Verification method</b>	<p>The structure member is generated with a suffixed value specified in the configuration parameter '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/McuEruAllocationConf_0/McuEruChannelInputLineConf_3' after McuEruChannelInputLineConf_.</p> <p><i>Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure AdcEruErsRef as McuEruAllocationConf_0/McuEruChannelInputLineConf_3.	3U /*ERS channel*/
	Configure AdcEruErsRef as McuEruAllocationConf_0/McuEruChannelInputLineConf_7.	7U /*ERS channel*/

### 1.2.9.4 Member: OguChannel

**Table 120 OguChannel**

<b>Name</b>	OguChannel	
<b>Type</b>	uint8	
<b>Description</b>	Indicates the value of OGU channel configured to the group.	
<b>Verification method</b>	<p>The structure member is generated with a suffixed value specified in the configuration parameter '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/McuEruAllocationConf_0/McuEruChannelOutputUnitConf_0' after McuEruChannelOutputUnitConf_.</p>	

	<i>Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.</i>	
Example(s)	Action	Generated output
	Configure AdcEruErsRef as McuEruAllocationConf_0/McuEruChannelOutputUnitConf_2.	2U /*OGU channel*/
	Configure AdcEruErsRef as McuEruAllocationConf_0/McuEruChannelOutputUnitConf_6.	6U /*OGU channel*/

### 1.2.10 Structure: Adc\_kHwUnit[x]Grp[name]EruGate\_Config[\_<variant>]

**Table 121** Adc\_kHwUnit[x]Grp[name]EruGate\_Config[\_<variant>]

Name	Adc_kHwUnit[x]Grp[name]EruGate_Config[_<variant>]	
Type	Adc_EruChannelCfgType	
Description	Configuration structure of ADC driver for configured ERU gate. ('x' = HwUnit ID starting from 0 to Max HwUnits available in the derivative and 'name' = Name of the group configured to the HW unit).	
Verification method	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_<variant>][y] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.	
Example(s)	Action	Generated output
	Configure ERU gate to group 'Adc0Group_5' of HwUnit0. (variant Petrol)	<pre>static const Adc_EruChannelCfgType Adc_kHwUnit0GrpAdc0Group_5EruGate_Config_Petrol= {     0x0520U, /*EICR register configuration*/     0x0001U, /*IGCR register configuration*/     0U, /*ERS channel*/     0U /*OGU channel*/ };</pre>
	Action	Generated output
	Configure ERU gate to group 'Adc1Group_0' of HwUnit1. (variant unaware)	<pre>static const Adc_EruChannelCfgType Adc_kHwUnit1GrpAdc1Group_0EruGate_Config= {     0x0600U, /*EICR register configuration*/     0x0020U, /*IGCR register configuration*/     5U, /*ERS channel*/     3U /*OGU channel*/ };</pre>

#### 1.2.10.1 Member: EruEicrCfg

**Table 122** EruEicrCfg

<b>Name</b>	EruEicrCfg	
<b>Type</b>	uint16	
<b>Description</b>	Indicates the value of external input channel configured to the group.	
<b>Verification method</b>	<p>The structure member is generated as a value of external input channel configured to the group for EICR register.</p> <p>Bits 4-6 store the suffixed value after _SEL of 'AdcEruErsInputPin'.</p> <p>Bits 8-9 store the value configured in AdcHwTrigSignal.</p> <p>Bit 10 always generates 1.</p> <p><i>Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.</i></p> <p><i>Note: ERS channel configured in 'AdcEruErsInputPin' is used to determine the bit position of EICR SFR i.e. Odd Channel starts from bit position is 16, and even channel starts from bit position is 0.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure AdcHwGateSignal as ADC_GATE_LVL_HIGH.</li> <li>Configure AdcEruErsInputPin as ERS_REQ5A_PORTS_P15_8_SEL0.</li> </ul>	0x0600U /*EICR register configuration*/
	<ul style="list-style-type: none"> <li>Configure AdcHwGateSignal as ADC_GATE_LVL_LOW.</li> <li>Configure AdcEruErsInputPin as ERS_REQ5B_GTM_TOM1_12_SEL1.</li> </ul>	0x0510U /*EICR register configuration*/

### 1.2.10.2 Member: ErulgcrCfg

**Table 123 ErulgcrCfg**

<b>Name</b>	ErulgcrCfg	
<b>Type</b>	uint16	
<b>Description</b>	Indicates the value of gating control configured to the group.	
<b>Verification method</b>	<p>The structure member is generated as a value of gating control configured to the group for IGCR register.</p> <p>Bits 0-7 select the channel based on the suffix value specified in the configuration parameter '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/McuEruAllocationConf_0/McuEruChannelInputLineConf_3' after McuEruChannelInputLineConf_</p> <p><i>Note: This parameter is generated only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.</i></p> <p><i>Note: ERS channel configured in 'AdcEruErsInputPin' is used to determine the bit position of EICR SFR i.e. Odd Channel starts from bit position is 16, and even channel starts from bit</i></p>	

	<i>position is 0.</i>	
Example(s)	Action	Generated output
	Configure AdcEruErsRef as McuEruChannelInputLineConf_0	0x0001U /*IGCR register configuration*/
	Configure AdcEruErsRef as McuEruChannelInputLineConf_5	0x0020U /*IGCR register configuration*/

### 1.2.10.3 Member: ErsChannel

**Table 124 ErsChannel**

Name	ErsChannel	
Type	uint8	
Description	Indicates the value of ERS channel configured to the group.	
Verification method	<p>The structure member is generated with a suffixed value specified in the configuration parameter '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/McuEruAllocationConf_0/McuEruChannelInputLineConf_3' after McuEruChannelInputLineConf_.</p> <p><i>Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.</i></p>	
Example(s)	Action	Generated output
	Configure AdcEruErsRef as McuEruChannelInputLineConf_3	3U /*ERS channel*/
	Configure AdcEruErsRef as McuEruChannelInputLineConf_7	7U /*ERS channel*/

### 1.2.10.4 Member: OguChannel

**Table 125 OguChannel**

Name	OguChannel	
Type	uint8	
Description	Indicates the value of OGU channel configured to the group.	
Verification method	<p>The structure member is generated with a suffixed value specified in the configuration parameter '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/McuEruAllocationConf_0/McuEruChannelOutputUnitConf_0' after McuEruChannelOutputUnitConf_.</p> <p><i>Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.</i></p>	
Example(s)	Action	Generated output
	Configure AdcEruErsRef as McuEruChannelOutputUnitConf_2	2U /*OGU channel*/

Configure AdcErsRef as McuErsChannelOutputUnitConf_6	6U /*OGU channel*/
---	--------------------

### 1.2.11 Structure: Adc\_kHwUnit[x]Grp[name]GtmTrig\_Config[\_<variant>]

**Table 126** Adc\_kHwUnit[x]Grp[name]GtmTrig\_Config[\_<variant>]

Name	Adc_kHwUnit[x]Grp[name]GtmTrig_Config[_<variant>]	
Type	Mcu_17_Gtm_TomAtomChConfigType	
Description	Configuration structure of ADC driver for configured GTM trigger. ('x' = HwUnit ID starting from 0 to Max HwUnits available in the derivative and 'name' = Name of the group configured to the HW unit).	
Verification method	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_<variant>][y] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.	
Example(s)	Action	Generated output
	Configure GTM trigger to group 'Adc0Group_5' of HwUnit0. (variant Petrol)	<pre>static const Mcu_17_Gtm_TomAtomChConfigType Adc_kHwUnit0GrpAdc0Group_5GtmTrig_Config_Petrol= {     MCU_GTM_TIMER_TOM, /*GTM_TOM Timer Type Used*/     0x00000006U, /* Timer ID */     0x00002800U, /*Control Register Value for GTM_TOM_0 */     0x00000000U, /*CN0 Register value*/     0x000003d0U, /*CM0 register value*/     0x000001e8U, /*CM1 register value*/     0x000003d0U, /*SR0 register value*/     0x000001e8U, /*SR1 register value*/     0x00U /*Interrupt Enable and Interrupt Mode values*/ };</pre>
Example(s)	Configure GTM trigger to group 'Adc0Group_8' of HwUnit0. (variant unaware)	<pre>static const Mcu_17_Gtm_TomAtomChConfigType Adc_kHwUnit0GrpAdc0Group_8GtmTrig_Config= {     MCU_GTM_TIMER_ATOM, /*GTM_ATOM Timer Type Used*/     0x00000305U, /* Timer ID */     0x00005802U, /*Control Register Value for GTM_ATOM_3 */     0x00000000U, /*CN0 Register value*/     0x00001388U, /*CM0 register value*/     0x000009c4U, /*CM1 register value*/     0x00001388U, /*SR0 register value*/ };</pre>

```
0x000009c4U, /*SR1 register value*/
0x00U /*Interrupt Enable and Interrupt Mode
values*/
};
```

### 1.2.11.1 Member: TimerType

**Table 127** TimerType

<b>Name</b>	TimerType	
<b>Type</b>	Mcu_17_Gtm_TimerOutType	
<b>Description</b>	TOM/ATOM channel used to service the ADC driver.	
<b>Verification method</b>	The structure member is generated with TOM/ATOM timer type used to service the ADC driver.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure GtmTimerUsed = McuGtmTomAllocationConf_0 /McuGtmTomChannelAllocationConf_0 in GtmTimerConfiguration_0	MCU_GTM_TIMER_TOM /*GTM_TOM Timer Type Used*/
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_0 /McuGtmAtomChannelAllocationConf_0 in GtmTimerConfiguration_0	MCU_GTM_TIMER_ATOM /*GTM_ATOM Timer Type Used*/

### 1.2.11.2 Member: TimerId

**Table 128** TimerId

<b>Name</b>	TimerId	
<b>Type</b>	Mcu_17_Gtm_TimerChIdentifierType	
<b>Description</b>	TOM/ATOM channel identifier.	
<b>Verification method</b>	The structure member is generated as numeric value used to represent timer module number and channel number.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_3 /McuGtmAtomChannelAllocationConf_3 in GtmTimerConfiguration_0	0x00000303U /* Timer ID */
	Configure GtmTimerUsed = McuGtmTomAllocationConf_0 /McuGtmTomChannelAllocationConf_6 in	0x00000006U /* Timer ID */

GtmTimerConfiguration\_0

### 1.2.11.3 Member: TimerChCtrlReg

**Table 129** TimerChCtrlReg

<b>Name</b>	TimerChCtrlReg	
<b>Type</b>	uint32	
<b>Description</b>	TOM/ATOM channel control registers value.	
<b>Verification method</b>	<p>The structure member is generated as value of the control register for TOM/ATOM channel.</p> <p>Steps to calculate TimerChCtrlReg:</p> <ul style="list-style-type: none"> <li>Fixed value for TimerChCtrlReg is 0x00000802 for ATOM and 0x00000800 for TOM</li> <li>Based on the GtmTimerClockSelect, value of clock select is left shifted by 12 and OR'ed with TimerChCtrlReg.</li> </ul> $\text{TimerChCtrlReg} = (\text{TimerChCtrlReg}   (\text{ClockSelect} \ll 12))$ <ul style="list-style-type: none"> <li>Left shift 1 by 11 and OR'ed with TimerChCtrlReg.</li> </ul> $\text{TimerChCtrlReg} = (\text{TimerChCtrlReg}   (1 \ll 11))$ <ul style="list-style-type: none"> <li>If GTM Timer Type is 'ATOM' then TimerChCtrlReg OR'ed with 2.</li> </ul> $\text{TimerChCtrlReg} = (\text{TimerChCtrlReg}   2)$	
<b>Example(s)</b>	<b>Action</b> <ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmTomAllocationConf_1 /McuGtmTomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_FIXED_CLOCK_2 in GtmTimerConfiguration_0.</li> </ul>	<b>Generated output</b> 0x00002800U /*Control Register Value for GTM_TOM_1 */
	<ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmAtomAllocationConf_3/ McuGtmAtomChannelAllocationConf_5 GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_5 in GtmTimerConfiguration_0</li> </ul>	0x00005802U /*Control Register Value for GTM_ATOM_3 */

### 1.2.11.4 Member: TimerChCN0Reg

**Table 130** TimerChCN0Reg



## Table of contents

<b>Name</b>	TimerChCN0Reg	
<b>Type</b>	uint32	
<b>Description</b>	TOM/ATOM channel CN0 register value.	
<b>Verification method</b>	<p>The structure member is generated as value of the CN0 register for TOM/ATOM channel.</p> <p><i>Note: This member is not configurable by the user and always generated as 0.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc[_<variant>]_PBcfg.c	0x00000000U /*CN0 Register value*/

## 1.2.11.5 Member: TimerChCM0Reg

Table 131 TimerChCM0Reg

<b>Name</b>	TimerChCM0Reg	
<b>Type</b>	uint32	
<b>Description</b>	TOM/ATOM channel CM0 register value.	
<b>Verification method</b>	<p>The structure member is generated as value of the CM0 register for TOM/ATOM channel.</p> <p>Steps to calculate TimerChCM0Reg:</p> <ul style="list-style-type: none"> <li>GTM frequency calculation  <math display="block">fGtm = ((McuGTMFrequency * GtmDenominator) / GtmNumerator).</math> </li> <li>Derive the TOM and ATOM timer from the configure parameter GtmTimerClockSelect.</li> <li>Calculate the fGTM:  <math display="block">fGtm = (fGtm / GtmClusterDivVal)</math> <math display="block">fGtm = fGtm / ClockDivider</math> </li> <li>Calculate TomChCM0Reg:  <math display="block">TomChCM0Reg = ((GtmTimerTimePeriod * fGtm) / 100000)</math> </li> </ul>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0</li> <li>Configure GtmTimerTimePeriod= 6000 in GtmTimerConfiguration_0.</li> <li>Configure</li> </ul>	0x00000bb8U /*CM0 register value*/

## Table of contents

<p>CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</p> <ul style="list-style-type: none"> <li>Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmClusterConf/ GtmClusterConf_1/ GtmClusterConfClockSetting.</li> <li>Configure GTM frequency = 50MHZ.</li> </ul>	
<ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerTimePeriod = 6000 in GtmTimerConfiguration_0.</li> <li>Configure CLS_CLK_CFG_ENABLED_WITHOUT_DIV_SEL1 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK8_SEL1 in GtmGlobalConfiguration/*[1]/GtmClusterConf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>Configure GTM frequency = 50MHZ.</li> </ul>	<p>0x00001770U /*CM0 register value*/ value*/</p>
<ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmTomAllocationConf_3/ McuGtmTomChannelAllocationConf_3 in GtmTimerConfiguration_0.</li> </ul>	<p>0x00000262U /*CM0 register value*/</p>

## Table of contents

<ul style="list-style-type: none"> <li>• Configure GtmTimerClockSelect = GTM_FIXED_CLOCK_3 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerTimePeriod = 100000 in GtmTimerConfiguration_0.</li> <li>• Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>• Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>• Configure GTM frequency = 50MHZ.</li> </ul>	
---	--

## 1.2.11.6 Member: TimerChCM1Reg

Table 132 TimerChCM1Reg

<b>Name</b>	TimerChCM1Reg	
<b>Type</b>	uint32	
<b>Description</b>	TOM/ATOM channel CM1 register value.	
<b>Verification method</b>	<p>The structure member is generated as value of the CM1 register for TOM/ATOM channel. Calculate TimerChCM1Reg:</p> <ul style="list-style-type: none"> <li>• <math>\text{TimerChCM1Reg} = (\text{TimerChCM0Reg}/2)</math> (TimerChCM0Reg value is derived as mentioned in the Table 131 verification method)</li> </ul> <p><i>Note: This member is not configurable by the user</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<p>Generate Adc[_&lt;variant&gt;]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</p> <ul style="list-style-type: none"> <li>• Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> </ul>	0x00000131U /*CM1 register value*/

## Table of contents

<ul style="list-style-type: none"> <li>• Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> <li>• GtmTimerTimePeriod = 6000 in GtmTimerConfiguration_0.</li> <li>• Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>• Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmClusterConf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>• Configure GTM frequency = 50MHZ.</li> </ul>	
<p>Generate Adc[_&lt;variant&gt;]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</p> <ul style="list-style-type: none"> <li>• Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerTimePeriod=6000 in GtmTimerConfiguration_0.</li> <li>• Configure CLS_CLK_CFG_ENABLED_WITHOUT_DIV_SEL1 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> </ul>	<pre>0x000000bb8U /*CM1 register value*/</pre>

Table of contents

---

- |  |  |
|--|--|
| <ul style="list-style-type: none"><li>• Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK8_SEL1 in GtmGlobalConfiguration/*[1]/GtmClusterConf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li><li>• Configre GTM frequency = 50MHZ.</li></ul> |  |
|--|--|
-

### 1.2.11.7 Member: TimerChSR0Reg

**Table 133** TimerChSR0Reg

<b>Name</b>	TimerChSR0Reg	
<b>Type</b>	uint32	
<b>Description</b>	TOM/ATOM channel SR0 register value.	
<b>Verification method</b>	<p>The structure member is generated as value of the SR0 register for TOM/ATOM channel. Calculate TimerChSR0Reg:</p> <ul style="list-style-type: none"> <li>TimerChSR0Reg = (TimerChCM0Reg) (TimerChCM0Reg value is derived as mentioned in the Table 131 verification method)</li> </ul> <p><i>Note: This member is not configurable by the user</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<p>Generate Adc[_&lt;variant&gt;]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</p> <ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerTimePeriod= 6000 in GtmTimerConfiguration_0.</li> <li>Configure CLS_CLK_CFG_ENABLED_WITH_ DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>Configure GTM frequency = 50MHZ.</li> </ul>	<pre>0x00000bb8U /*SR0 register value*/</pre>

<p>Generate Adc[_&lt;variant&gt;]_PbCfg.c for below configurations used for generation of TimerChCM0Reg</p> <ul style="list-style-type: none"> <li>• Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerTimePeriod = 6000 in GtmTimerConfiguration_0.</li> <li>• Configure CLS_CLK_CFG_ENABLED_WITHOUT_DIV_S EL1 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>• Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK8_SEL1 in GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>• Configure GTM frequency = 50MHZ.</li> </ul>	<pre>0x00001770U /*SR0 register value*/ value*/</pre>
--	---

### 1.2.11.8 Member: TimerChSR1Reg

**Table 134** TimerChSR1Reg

<b>Name</b>	TimerChSR1Reg
<b>Type</b>	uint32
<b>Description</b>	TOM/ATOM channel SR1 register value.
<b>Verification method</b>	<p>The structure member is generated as value of the SR1 register for TOM/ATOM channel. Calculate TimerChSR1Reg:</p> <ul style="list-style-type: none"> <li>• <math>\text{TimerChSR1Reg} = (\text{TimerChCM0Reg}/2)</math> (TimerChCM0Reg value is derived as mentioned in the Table 131 verification method)</li> </ul> <p><i>Note: This member is not configurable by the user</i></p>

## Table of contents

Example(s)	Action	Generated output
	<p>Generate Adc[_&lt;variant&gt;]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</p> <ul style="list-style-type: none"> <li>• Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0</li> <li>• Configure GtmTimerTimePeriod= 6000 in GtmTimerConfiguration_0.</li> <li>• Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>• Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_1/ GtmClusterConfClockSetting.</li> <li>• Configure GTM frequency = 50MHZ.</li> </ul>	<p>0x000005dcU /*SR1 register value*/</p>
	<p>Generate Adc[_&lt;variant&gt;]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</p> <ul style="list-style-type: none"> <li>• Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> </ul>	<p>0x00000bb8U /*SR1 register value*/</p>



## Table of contents

- Configure GtmTimerTimePeriod = 6000 in GtmTimerConfiguration\_0.
- Configure CLS\_CLK\_CFG\_ENABLED\_WITHOUT\_DIV\_SEL1 in GtmGlobalConfiguration\_0/ GtmClusterConf/ GtmClusterConf\_0/ GtmCmuClusterInputClockDividerEnable.
- Configure GtmClusterConfClock4Src= CMU\_CONF\_CLOCK8\_SEL1 in GtmGlobalConfiguration/\*[1]/GtmClusterConf/ GtmClusterConf\_0/ GtmClusterConfClockSetting.
- Configure GTM frequency = 50MHZ.

## 1.2.11.9 Member: TimerChIntEnMode

Table 135 TimerChIntEnMode

<b>Name</b>	TimerChIntEnMode	
<b>Type</b>	uint8	
<b>Description</b>	TOM/ATOM channel interrupt enable and interrupt mode values.	
<b>Verification method</b>	<p>The structure member is generated as value of the interrupt enable and interrupt mode for TOM/ATOM.</p> <p><i>Note: This member is not configurable by the user</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc[_<variant>]_PBcfg.c	0x00U /*Interrupt Enable and Interrupt Mode values*/

## 1.2.12 Structure: Adc\_kHwUnit[x]Grp[name]GtmGate\_Config[\_&lt;variant&gt;]

Table 136 Adc\_kHwUnit[x]Grp[name]GtmGate\_Config[\_&lt;variant&gt;]

<b>Name</b>	Adc_kHwUnit[x]Grp[name]GtmGate_Config[_<variant>]
<b>Type</b>	Mcu_17_Gtm_TomAtomChConfigType
<b>Description</b>	Configuration structure of ADC driver for configured GTM gate. ('x' = HwUnit ID starting from 0 to Max HwUnits available in the derivative and 'name' = Name of the group configured to the HW unit).
<b>Verification method</b>	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_<variant>][y] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.

## Table of contents

Example(s)	Action	Generated output
	Configure GTM gate to group 'Adc0Group_5' of HwUnit0. (variant Petrol)	<pre>static const Mcu_17_Gtm_TomAtomChConfigType Adc_kHwUnit0GrpAdc0Group_5GtmGate_Config_Petrol= {     MCU_GTM_TIMER_TOM, /*GTM_TOM Timer Type Used*/     0x00000006U, /* Timer ID */     0x00002800U, /*Control Register Value for GTM_TOM_0 */     0x00000000U, /*CN0 Register value*/     0x000003d0U, /*CM0 register value*/     0x000001e8U, /*CM1 register value*/     0x000003d0U, /*SR0 register value*/     0x000001e8U, /*SR1 register value*/     0x00U /*Interrupt Enable and Interrupt Mode values*/ };</pre>
	Configure GTM gate to group 'Adc0Group_8' of HwUnit0. (variant unaware)	<pre>static const Mcu_17_Gtm_TomAtomChConfigType Adc_kHwUnit0GrpAdc0Group_8GtmGate_Config= {     MCU_GTM_TIMER_ATOM, /*GTM_ATOM Timer Type Used*/     0x00000305U, /* Timer ID */     0x00005802U, /*Control Register Value for GTM_ATOM_3 */     0x00000000U, /*CN0 Register value*/     0x00001388U, /*CM0 register value*/     0x000009c4U, /*CM1 register value*/     0x00001388U, /*SR0 register value*/     0x000009c4U, /*SR1 register value*/     0x00U /*Interrupt Enable and Interrupt Mode values*/ };</pre>

## 1.2.12.1 Member: TimerType

Table 137 TimerType

<b>Name</b>	TimerType
<b>Type</b>	Mcu_17_Gtm_TimerOutType
<b>Description</b>	TOM/ATOM channel used to service the ADC driver.
<b>Verification method</b>	The structure member is generated with TOM/ATOM timer type used to service the ADC driver.

## Table of contents

Example(s)	Action	Generated output
	Configure GtmTimerUsed = McuGtmTomAllocationConf_0 /McuGtmTomChannelAllocation Conf_0 in GtmTimerConfiguration_0	MCU_GTM_TIMER_TOM /*GTM_TOM Timer Type Used*/
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_0 /McuGtmAtomChannelAllocation Conf_0 in GtmTimerConfiguration_0	MCU_GTM_TIMER_ATOM /*GTM_ATOM Timer Type Used*/

## 1.2.12.2 Member: TimerId

Table 138 TimerId

<b>Name</b>	TimerId	
<b>Type</b>	Mcu_17_Gtm_TimerChIdentifierType	
<b>Description</b>	TOM/ATOM channel identifier.	
<b>Verification method</b>	The structure member is generated as numeric value used to represent timer module number and channel number.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_3 /McuGtmAtomChannelAllocati onConf_3 in GtmTimerConfiguration_0	0x00000303U /* Timer ID */
	Configure GtmTimerUsed = McuGtmTomAllocationConf_0 /McuGtmTomChannelAllocation Conf_6 in GtmTimerConfiguration_0	0x00000006U /* Timer ID */

## 1.2.12.3 Member: TimerChCtrlReg

Table 139 TimerChCtrlReg

<b>Name</b>	TimerChCtrlReg	
<b>Type</b>	uint32	
<b>Description</b>	TOM/ATOM channel control registers value.	
<b>Verification method</b>	<p>The structure member is generated as value of the control register for TOM/ATOM channel.</p> <p>Steps to calculate TimerChCtrlReg:</p> <ul style="list-style-type: none"> <li>Fixed value for TimerChCtrlReg is 0x00000802 for ATOM and 0x00000800 for TOM</li> <li>Based on the GtmTimerClockSelect, value of clock select is left shifted by 12 and OR'ed</li> </ul>	

	with TimerChCtrlReg. $\text{TimerChCtrlReg} = (\text{TimerChCtrlReg} \mid (\text{ClockSelect} \ll 12))$ <ul style="list-style-type: none"> <li>Left shift 1 by 11 and OR'ed with TimerChCtrlReg.  <math>\text{TimerChCtrlReg} = (\text{TimerChCtrlReg} \mid (1 \ll 11))</math></li> <li>If GTM Timer Type is 'ATOM' then TimerChCtrlReg OR'ed with 2.</li> <li><math>\text{TimerChCtrlReg} = (\text{TimerChCtrlReg} \mid 2)</math></li> </ul>	
Example(s)	Action	Generated output
	<ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmTomAllocationConf_1 /McuGtmTomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_FIXED_CLOCK_2 in GtmTimerConfiguration_0.</li> </ul>	0x00002800U /*Control Register Value for GTM_TOM_1 */
	<ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmAtomAllocationConf_3/ McuGtmAtomChannelAllocationConf_5 GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_5 in GtmTimerConfiguration_0.</li> </ul>	0x00005802U /*Control Register Value for GTM_ATOM_3 */

#### 1.2.12.4 Member: TimerChCN0Reg

Table 140 TimerChCN0Reg

<b>Name</b>	TimerChCN0Reg	
<b>Type</b>	uint32	
<b>Description</b>	TOM/ATOM channel CN0 register value.	
<b>Verification method</b>	The structure member is generated as value of the CN0 register for TOM/ATOM channel.  <i>Note: This member is not configurable by the user</i>	
Example(s)	Action	Generated output
	Generate Adc[_<variant>]_PBcfg.c	0x00000000U /*CN0 Register value*/

### 1.2.12.5 Member: TimerChCM0Reg

**Table 141** TimerChCM0Reg

<b>Name</b>	TimerChCM0Reg	
<b>Type</b>	uint32	
<b>Description</b>	TOM/ATOM channel CM0 register value.	
<b>Verification method</b>	<p>The structure member is generated as value of the CM0 register for TOM/ATOM channel.</p> <p>Steps to calculate TimerChCM0Reg:</p> <ul style="list-style-type: none"> <li>GTM frequency calculation  <math display="block">fGtm = (McuGTMFrequency * GtmDenominator) / GtmNumerator</math> </li> <li>Derive the TOM and ATOM timer from the configure parameter GtmTimerClockSelect.</li> <li>Calculate the fGTM:  <math display="block">fGtm = fGtm / GtmClusterDivVal</math> <math display="block">fGtm = fGtm / ClockDivider</math> </li> <li>Calculate TomChCM0Reg:  <math display="block">TomChCM0Reg = ((GtmTimerTimePeriod * fGtm) / 100000)</math> </li> </ul>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0</li> <li>Configure GtmTimerTimePeriod= 6000 in GtmTimerConfiguration_0.</li> <li>Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmClusterConf/ GtmClusterConf_1/ GtmClusterConfClockSetting.</li> </ul>	0x00000bb8U /*CM0 register value*/

## Table of contents

<ul style="list-style-type: none"> <li>• Configure GTM frequency = 50MHZ.</li> </ul>	
<ul style="list-style-type: none"> <li>• Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerTimePeriod = 6000 in GtmTimerConfiguration_0.</li> <li>• Configure CLS_CLK_CFG_ENABLED_WITHOUT_DIV_S EL1 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>• Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK8_SEL1 in GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>• Configure GTM frequency = 50MHZ.</li> </ul>	0x00001770U /*CM0 register value*/ value*/
<ul style="list-style-type: none"> <li>• Configure GtmTimerUsed = McuGtmTomAllocationConf_3/ McuGtmTomChannelAllocationConf_3 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerClockSelect = GTM_FIXED_CLOCK_3 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerTimePeriod = 100000 in GtmTimerConfiguration_0.</li> <li>• Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/</li> </ul>	0x00000262U /*CM0 register value*/

<p>GtmCmuClusterInputClockDividerEnable.</p> <ul style="list-style-type: none"> <li>Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmClusterConf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>Configure GTM frequency = 50MHZ.</li> </ul>	
---	--

### 1.2.12.6 Member: TimerChCM1Reg

**Table 142** TimerChCM1Reg

<b>Name</b>	TimerChCM1Reg	
<b>Type</b>	uint32	
<b>Description</b>	TOM/ATOM channel CM1 register value.	
<b>Verification method</b>	<p>The structure member is generated as value of the CM1 register for TOM/ATOM channel.</p> <p>Steps to calculate TimerChCM1Reg</p> <ul style="list-style-type: none"> <li>TimerChCM1Reg = (TimerChCM0Reg/2) (TimerChCM0Reg value is derived as mentioned in the Table 141 verification method)</li> </ul> <p><i>Note: This member is not configurable by the user</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<p>Generate Adc[_&lt;variant&gt;]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</p> <ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> <li>GtmTimerTimePeriod = 6000 in GtmTimerConfiguration_0.</li> <li>Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/</li> </ul>	<pre>0x000005dcU /*CM1 register value*/</pre>

## Table of contents

<p>GtmCmuClusterInputClockDividerEnable.</p> <ul style="list-style-type: none"> <li>Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmClusterConf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>Configure GTM frequency = 50MHZ.</li> </ul>	
<p>Generate Adc[_&lt;variant&gt;]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</p> <ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerTimePeriod=6000 in GtmTimerConfiguration_0.</li> <li>Configure CLS_CLK_CFG_ENABLED_WITHOUT_DIV_SEL1 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK8_SEL1 in GtmGlobalConfiguration/*[1]/GtmClusterConf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>Configure GTM frequency = 50MHZ.</li> </ul>	<p>0x00000bb8U /*CM1 register value*/</p>

**1.2.12.7 Member: TimerChSR0Reg****Table 143 TimerChSR0Reg**

<b>Name</b>	TimerChSR0Reg
-------------	---------------





## Table of contents

<p>McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</p> <ul style="list-style-type: none"> <li>• Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerTimePeriod = 6000 in GtmTimerConfiguration_0.</li> <li>• Configure CLS_CLK_CFG_ENABLED_WITHOUT_DIV_S EL1 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>• Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK8_SEL1 in GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>• Configure GTM frequency = 50MHZ.</li> </ul>	
---	--

### 1.2.12.8 Member: TimerChSR1Reg

**Table 144** TimerChSR1Reg

<b>Name</b>	TimerChSR1Reg	
<b>Type</b>	uint32	
<b>Description</b>	TOM/ATOM channel SR1 register value.	
<b>Verification method</b>	<p>The structure member is generated as value of the SR1 register for TOM/ATOM channel.</p> <p>Steps to calculate TimerChSR1Reg</p> <ul style="list-style-type: none"> <li>TimerChSR1Reg = (TimerChCM0Reg/2) (TimerChCM0Reg value is derived as mentioned in the Table 141 verification method)</li> </ul> <p><i>Note: This member is not configurable by the user</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	<p>Generate Adc[_&lt;variant&gt;]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</p> <ul style="list-style-type: none"> <li>Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0</li> <li>Configure GtmTimerTimePeriod= 6000 in GtmTimerConfiguration_0.</li> <li>Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_1/ GtmClusterConfClockSetting.</li> <li>Configure GTM frequency = 50MHZ.</li> </ul>	<pre>0x000005dcU /*SR1 register value*/</pre>

<p>Generate Adc[_&lt;variant&gt;]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</p> <ul style="list-style-type: none"> <li>• Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> <li>• Configure GtmTimerTimePeriod = 6000 in GtmTimerConfiguration_0.</li> <li>• Configure CLS_CLK_CFG_ENABLED_WITHOUT_DIV_SEL1 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>• Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK8_SEL1 in GtmGlobalConfiguration/*[1]/GtmClusterConf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</li> <li>• Configure GTM frequency = 50MHZ.</li> </ul>	<pre>0x00000bb8U /*SR1 register value*/</pre>
--	---

### 1.2.12.9 Member: TimerChIntEnMode

**Table 145** TimerChIntEnMode

<b>Name</b>	TimerChIntEnMode	
<b>Type</b>	uint8	
<b>Description</b>	TOM/ATOM channel interrupt enable and interrupt mode values.	
<b>Verification method</b>	<p>The structure member is generated as value of the interrupt enable and interrupt mode for TOM/ATOM.</p> <p><i>Note: This member is not configurable by the user.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Generate Adc[_<variant>]_PBcfg.c	0x00U /*Interrupt Enable and Interrupt Mode values*/

### 1.2.13 Function declaration: Adc\_NotifyFnPtrType

**Table 146** Adc\_NotifyFnPtrType

<b>Name</b>	Adc_NotifyFnPtrType	
<b>Type</b>	Adc_NotifyFnPtrType *	
<b>Description</b>	The extern declaration of the user defined notification function which would be invoked on completion of Adc group conversion.	
<b>Verification method</b>	<p>The function configured in 'AdcNotification' would be populated as a prototype with extern qualifier.</p> <p><i>Note: This parameter is user configurable only when 'AdcGeneral/AdcGrpNotifCapability' is enabled.</i></p> <p><i>Note: This prototype would not be generated if the function is configured as NULL_PTR in 'AdcNotification'.</i></p>	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure 'IoHwAb_AdcNotification1' Notify function in 'AdcNotification' container.	extern void IoHwAb_AdcNotification1(void);
	Configure 'IoHwAb_AdcNotification5' Notify function in 'AdcNotification' container.	extern void IoHwAb_AdcNotification5(void);

## 1.3 File: Adc[\_<variant>]\_PBcfg.h

The generated header file contains the declaration of the root configuration structure. Post-build time configuration mechanism allows configurable functionality of ADC driver that is deployed as object code. The file is generated in 'inc' folder.

### 1.3.1 Structure: Adc\_Config[\_<variant>]

**Table 147** Adc\_Config[\_<variant>]

<b>Name</b>	Adc_Config[_<variant>]	
<b>Type</b>	Adc_ConfigType	
<b>Description</b>	Extern declaration of root configuration structure of ADC driver which will be used during initialization.	
<b>Verification method</b>	The generated structure is present in Adc[_<variant>]_PBcfg.h file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.	
<b>Example(s)</b>	<b>Action</b>	<b>Generated output</b>
	Configure HW unit0 to core0, and HW unit1 to core1 in ResourceMAllocation of resource manager. (variant unaware)	<pre>/* Extern declaration of Adc Config Root */ extern const Adc_ConfigType Adc_Config;</pre>

Adc driver

Configure HW unit0 to core0, and HW unit1 to core1 in ResourceMAllocation of resource manager and (variant Petrol)	<pre>/* Extern declaration of Adc Config Root for Petrol */  extern const Adc_ConfigType Adc_Config_Petrol;</pre>
--	---

## Revision history

## Revision history

## Major changes since the last revision

Date	Version	Description
2020-12-02	1.0	Document Released.
2020-12-01	0.1	- ADC driver chapter moved from MC-ISAR_TC3xx_Config_Verification_Manual_BASIC.pdf to this document. - Added derived configuration parameter and configuration structure member for Runtime Error Detection, EMUX and diagnostic features.

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2020-12-02**  
**Published by**

**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2020 Infineon Technologies AG.**  
**All Rights Reserved.**

**Do you have a question about this document?**

**Email:** [erratum@infineon.com](mailto:erratum@infineon.com)

**Document reference**  
**Doc\_Number**

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.