

32-bit TriCore™ AURIX™ TC3xx microcontroller family

About this document

Scope and purpose

This Configuration Data Reference document is applicable to all TC3xx devices in the TriCore™ AURIX™ family of 32-bit microcontrollers.

The purpose of this document is to facilitate the integrator to verify the generated code based on the input configuration parameters. This document describes details of structures, defines, macros and variables generated from the configuration parameters.

Intended audience

This document is intended for integrators who need to understand the logic of the generated configuration code of AURIX™ AUTOSAR MCAL.

Reference documents

This document should be read in conjunction with the following documents:

AURIX™ TC3xx MCAL User Manual Dma

RESTRICTED

MCAL Configuration Verification Manual for Dma 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

Table of contents

About	t this documentt	1
Table	of contents	2
1	Dma driver	4
1.1	File: Dma_Cfg.h	4
1.1.1	Macro: DMA_AR_RELEASE_MAJOR_VERSION	4
1.1.2	Macro: DMA_AR_RELEASE_MINOR_VERSION	4
1.1.3	Macro: DMA_AR_RELEASE_REVISION_VERSION	
1.1.4	Macro: DMA_SW_MAJOR_VERSION	5
1.1.5	Macro: DMA_SW_MINOR_VERSION	5
1.1.6	Macro: DMA_SW_PATCH_VERSION	5
1.1.7	Macro: DMA_SAFETY_ENABLE	6
1.1.8	Macro: DMA_INITCHECK_API	6
1.1.9	Macro: DMA_RUNTIME_API_MODE	6
1.1.10	Macro: DMA_INIT_API_MODE	7
1.1.11	Macro: DMA_DEV_ERROR_DETECT	7
1.1.12	Macro: DMA_MULTICORE_ERROR_DETECT	7
1.1.13	Macro: DMA_MAX_NUM_OF_CHANNELS	8
1.1.14	Macro: DMA_CHDEINIT_API	8
1.1.15	Macro: DMA_SUSPEND_API	8
1.1.16	Macro: DMA_TRIGGER_API	9
1.1.17	Macro: DMA_DEINIT_API	9
1.1.18	Macro: DMA_SETPATTERN_API	9
1.1.19	Macro: DMA_DATA_PENDING_API	10
1.1.20	Macro: DMA_BUFFER_SWITCH_API	11
1.1.21	<u>-</u>	
1.1.22		
1.1.23		
1.1.24		
1.1.25		
1.1.26		
1.2	File: Dma[_ <variant>]_PBcfg.c</variant>	
1.2.1	Structure: Dma_Config [_ <variant>]</variant>	
1.2.1.1	0 : = = :	
1.2.1.2	0 11	
1.2.1.3		
1.2.1.4		
1.2.1.5		
1.2.1.6	v	
1.2.2	Structure: Dma_ChConfigRootCore <x></x>	
1.2.2.1	5 5 5 6 5 6 5 6 6 6 6 6 6 6 6 6 6 6 6 6	
1.2.2.2	8	
1.2.3	Structure: Dma_kChConfigRoot_Core <x></x>	
1.2.3.1		
1.2.3.2		
1.2.3.3	0	
1.2.3.4		
1.2.3.5	Member: DmaChHwPartitionConfig	29

RESTRICTED

MCAL Configuration Verification Manual for Dma 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Table of contents

1.2.3.6	Member: DmaMEErrorNotifPtr	29
1.2.4	Structure: Dma_kChannel_ <x>_TcsConfigRoot</x>	30
1.2.4.1	Member: DmaReadDataCrc	31
1.2.4.2	Member: DmaSourceDestAddressCrc	32
1.2.4.3	Member: DmaSourceAddress	32
1.2.4.4	Member: DmaDestinationAddress	32
1.2.4.5	Member: DmaAddressInterruptControl	36
1.2.4.6	Member: DmaChannelConfig	39
1.2.4.7	Member: DmaShadowAddress	40
1.2.4.8	Member: DmaChControlStatus	43
1.2.5	Function declaration: Dma_ChannelNotificationPtrType	44
1.2.6	Function declaration: Dma_MoveEngineErrorNotificationPtrType	44
1.3	File: Dma[_ <variant>]_PBcfg.h</variant>	45
1.3.1	Extern: Dma_Config [_ <variant>]</variant>	45
Revision l	nistory	46







1 Dma driver

This chapter describes the details of the configuration data generated from the DMA driver.

1.1 File: Dma_Cfg.h

The generated header file contains all pre-compile configuration parameters. Pre-compile time configuration allows decoupling of the static configuration from implementation. The file is generated in 'inc' folder.

1.1.1 Macro: DMA_AR_RELEASE_MAJOR_VERSION

Table 1 DMA_AR_RELEASE_MAJOR_VERSION

Name	DMA_AR_RELEASE_MAJOR_VERSION		
Description	Major version number of AUTOSAR release on which the Dma implementation is based		
	on.		
Verification method	The macro is generated with the value present in		
	'CommonPublishedInformation/ArMajorVersion'.		
	Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Dma_Cfg.h file with	#define DMA AR RELEASE MAJOR VERSION	
	ArMajorVersion 4	(4U) — — — — —	

1.1.2 Macro: DMA_AR_RELEASE_MINOR_VERSION

Table 2 DMA_AR_RELEASE_MINOR_VERSION

Example(s)	Note: The macro is not user configurable. Action Generated output	
	Note: The macro is not user configurable.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMinorVersion'.	
	on.	
Description	Minor version number of AUTOSAR release on which the Dma implementation is based	
Name	DMA_AR_RELEASE_MINOR_VERSION	

1.1.3 Macro: DMA_AR_RELEASE_REVISION_VERSION

Table 3 DMA_AR_RELEASE_REVISION_VERSION

Name	DMA AR RELEASE REVISION VERSION
Name	DMA_AR_RELEASE_REVISION_VERSION

32-bit TriCore™ AURIX™ TC3xx microcontroller family





Description	Revision version number of AUTOSAR release on which the Dma implementation is based on.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArPatchVersion'. Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Dma_Cfg.h file #define DMA_AR_RELEASE_REVISION_VERSION (2U)		

1.1.4 Macro: DMA_SW_MAJOR_VERSION

Table 4 DMA_SW_MAJOR_VERSION

Name	DMA_SW_MAJOR_VERSION		
Description	Major version number of the Dma module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMajorVersion'. Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Dma_Cfg.h file with SwMajorVersion 10	#define DMA_SW_MAJOR_VERSION (10U)	

1.1.5 Macro: DMA_SW_MINOR_VERSION

Table 5 DMA_SW_MINOR_VERSION

Name	DMA_SW_MINOR_VERSION		
Description	Minor version number of the Dma module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMinorVersion'. Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Dma_Cfg.h file with SwMinorVersion 10	#define DMA_SW_MINOR_VERSION (10U)	

1.1.6 Macro: DMA_SW_PATCH_VERSION

Table 6 DMA_SW_PATCH_VERSION

Name DMA_SW_PATCH_VERSION	
Description Patch level version number of the Dma module.	
Verification method The macro is generated with the value present in	



Dma driver

	'CommonPublishedInformatio	'CommonPublishedInformation/SwPatchVersion'.	
	Note: The macro is no	Note: The macro is not user configurable.	
Example(s) Action Generated output		Generated output	
	Generate Dma_Cfg.h file with SwPatchVersion 0	#define DMA_SW_PATCH_VERSION (0U)	

1.1.7 Macro: DMA_SAFETY_ENABLE

Table 7 DMA_SAFETY_ENABLE

Name	DMA_SAFETY_ENABLE		
Description	Enables/disables safety features		
Verification method	The macro is generated as STD_ON if DmaSafetyEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	DmaSafetyEnable = True	#define DMA_SAFETY_ENABLE (STD_ON)	
	DmaSafetyEnable = False	#define DMA_SAFETY_ENABLE (STD_OFF)	

1.1.8 Macro: DMA_INITCHECK_API

Table 8 DMA_INITCHECK_API

Name	DMA_INITCHECK_API		
Description	Enables/disables Dma_InitCheck API		
Verification method	The macro is generated as STD_ON if DmaInitCheckApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	DmaInitCheckApi = True	#define DMA_INITCHECK_API (STD_ON)	
	DmaInitCheckApi = False	#define DMA_INITCHECK_API (STD_OFF)	

1.1.9 Macro: DMA_RUNTIME_API_MODE

Table 9 DMA_RUNTIME_API_MODE

Name	DMA_RUNTIME_API_MODE		
Description	Decides the mode of execution of Run Time API's		
Verification method	The macro is generated as DMA_MCAL_USER1MODE if DmaRuntimeApiMode configuration parameter is set to 'DMA_MCAL_USER1MODE' else the macro is generated as DMA_MCAL_SUPERVISORMODE.		
Example(s)	Action Generated output		
	DmaRuntimeApiMode =	#define DMA RUNTIME API MODE	



Dma driver

DMA_MCAL_USER1MODE	(DMA_MCAL_USER1MODE)
DmaRuntimeApiMode = DMA_MCAL_SUPERVISORMODE	<pre>#define DMA_RUNTIME_API_MODE (DMA_MCAL_SUPERVISORMODE)</pre>

1.1.10 Macro: DMA_INIT_API_MODE

Table 10 DMA_INIT_API_MODE

Tuble 10 DinA_IIIII	dote 10 PMA_INTI_MODE			
Name	DMA_INIT_API_MODE			
Description	Decides the mode of execution of Init API's.			
Verification method	The macro is generated as DMA_MCAL_USER1MODE if DmaInitApiMode configuration parameter is set to 'DMA_MCAL_USER1MODE' else the macro is generated as DMA_MCAL_SUPERVISORMODE.			
Example(s)	Action Generated output			
	DmaInitApiMode = DMA_MCAL_USER1MODE	#define DMA_INIT_API_MODE (DMA_MCAL_USER1MODE)		
	DmaInitApiMode = DMA_MCAL_SUPERVISORMODE	#define DMA_INIT_API_MODE (DMA_MCAL_SUPERVISORMODE)		

1.1.11 Macro: DMA_DEV_ERROR_DETECT

Table 11 DMA_DEV_ERROR_DETECT

Name	DMA_DEV_ERROR_DETECT		
Description	Enables/disables the Development Error Detection.		
Verification method	The macro is generated as STD_ON if DmaDevErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	DmaDevErrorDetect = True	<pre>#define DMA_DEV_ERROR_DETECT (STD_ON)</pre>	
	DmaDevErrorDetect = False	<pre>#define DMA_DEV_ERROR_DETECT (STD_OFF)</pre>	

1.1.12 Macro: DMA_MULTICORE_ERROR_DETECT

Table 12 DMA_MULTICORE_ERROR_DETECT

	<u> </u>		
Name	DMA_MULTICORE_ERROR_DETECT		
Description	Enables/disables Multicore DET Check		
Verification method	The macro is generated as STD_ON if DmaMultiCoreErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	DmaMultiCoreErrorDetect =	#define DMA_MULTICORE_ERROR_DETECT	



Dma driver

True	(STD_ON)
DmaMultiCoreErrorDetect = False	<pre>#define DMA_MULTICORE_ERROR_DETECT (STD_OFF)</pre>

1.1.13 Macro: DMA_MAX_NUM_OF_CHANNELS

Table 13 DMA_MAX_NUM_OF_CHANNELS

Name	DMA_MAX_NUM_OF_CHANNELS			
Description	The number of DMA channels present in the microcontroller.			
Verification method	The macro is generated with the value based on the maximum DMA channels available in the hardware.			
Example(s)	Action Generated output			
	Maximum DMA channels = 127	#define DMA_MAX_NUM_OF_CHANNELS (127U)		
	Maximum DMA channels = 63	#define DMA_MAX_NUM_OF_CHANNELS (63U)		

1.1.14 Macro: DMA_CHDEINIT_API

Table 14 DMA_CHDEINIT_API

Name	DMA_CHDEINIT_API			
Description	Enables/disables Dma_ChDeInit API.			
Verification method	The macro is generated as STD_ON if DmaDeinitApiConfiguration parameter is set to 'True' else the macro is generated as STD_OFF.			
Example(s)	Action Generated output			
	DmaDeinitApiConfiguration = True	#define DMA_CHDEINIT_API (STD_ON)		
	DmaDeinitApiConfiguration = False	#define DMA_CHDEINIT_API (STD_OFF)		

1.1.15 Macro: DMA_SUSPEND_API

Table 15 DMA_SUSPEND_API

Name	DMA_SUSPEND_API		
Description	Enable/disable the following APIs:		
	Dma_ChTransferFreeze		
	Dma_ChTransferResume.		
Verification method	The macro is generated as STD_ON if DmaSuspendApiConfiguration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		



Dma driver

DmaSuspendApiConfiguration = True	#define	DMA_	_SUSPEND_AP	Ι	(STD_ON)
DmaSuspendApiConfiguration = False	#define	DMA_	_SUSPEND_AP	I (:	STD_OFF)

1.1.16 Macro: DMA_TRIGGER_API

Table 16 DMA_TRIGGER_API

Name	DMA_TRIGGER_API		
Description	Enable/disable the following APIs:		
	Dma_ChEnableHardwareTrigger		
	Dma_ChDisableHardwareTrigger.		
Verification method	The macro is generated as STD_ON if DmaTriggerApiConfiguration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	DmaTriggerApiConfiguration = True	#define DMA_TRIGGER_API (STD_ON)	
	DmaTriggerApiConfiguration = False	#define DMA_TRIGGER_API (STD_OFF)	

1.1.17 Macro: DMA_DEINIT_API

Table 17 DMA_DEINIT_API

Name	DMA_DEINIT_API		
Description	Enable/disable the following API:		
	Dma_Delnit.		
Verification method	The macro is generated as STD_ON if DmaDeInitApi parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	DmaDeInitApi = True	#define DMA_DEINIT_API (STD_ON)	
	DmaDeInitApi = False	#define DMA_DEINIT_API (STD_OFF)	

1.1.18 Macro: DMA_SETPATTERN_API

Table 18 DMA_SETPATTERN_API

Name	DMA_SETPATTERN_API	DMA_SETPATTERN_API	
Description	Enable/disable the pattern detection fea	Enable/disable the pattern detection feature.	
Verification method	_	The macro is generated as STD_ON if DmaPatternMode parameter is enable or DmaTcsShadowRegisterConfiguration parameter is set to conditional linked-list else the macro is generated as STD_OFF.	
Example(s)	Action Generated output		
	 Configur 'Pattern_Mode_1' in DmaPatternMode parameter (in the 	<pre>#define DMA_SETPATTERN_API (STD_ON)</pre>	



Dma driver

•	'DmaChannelTransactionSet' container) Configure 'DMA_CONDITIONAL_LINKED_LIST' in the 'DmaTcsShadowRegisterConfigurat ion' parameter (in the 'DmaChannelTransactionSet' container)	
•	Configur 'Pattern_Detection_Disabled' in DmaPatternMode parameter (in the 'DmaChannelTransactionSet' container)	<pre>#define DMA_SETPATTERN_API (STD_ON)</pre>
•	Configure 'DMA_CONDITIONAL_LINKED_LIST' in the 'DmaTcsShadowRegisterConfigurat ion' parameter (in the 'DmaChannelTransactionSet' container)	
•	Configur 'Pattern_Detection_Disabled' in DmaPatternMode parameter (in the 'DmaChannelTransactionSet' container)	<pre>#define DMA_SETPATTERN_API (STD_OFF)</pre>
•	Configure 'DMA_SHADOWING_DISABLED' in the 'DmaTcsShadowRegisterConfigurat ion' parameter (in the 'DmaChannelTransactionSet' container)	

1.1.19 Macro: DMA_DATA_PENDING_API

Table 19 DMA_DATA_PENDING_API

Name	DMA_DATA_PENDING_API	
Description	Enables/disables the Dma_ChGetRemainingData API.	
Verification method	The macro is generated as STD_ON if DmaDataPendingApiConfiguration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	DmaDataPendingApiConfiguration = True	#define DMA_DATA_PENDING_API (STD_ON)
	DmaDataPendingApiConfiguration = False	#define DMA_DATA_PENDING_API



Dma driver

	(STD_OFF)

1.1.20 Macro: DMA_BUFFER_SWITCH_API

Table 20 DMA_BUFFER_SWITCH_API

Name	DMA_BUFFER_SWITCH_API		
Description	Enables/disables Dma_ChSwitchBuffer API		
Verification method	The macro is generated as STD_ON if DmaBufferSwitchApiConfiguration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action	Generated output	
	DmaBufferSwitchApiConfiguration = True	<pre>#define DMA_BUFFER_SWITCH_API (STD_ON)</pre>	
	DmaBufferSwitchApiConfiguration = False	#define DMA_BUFFER_SWITCH_API (STD_OFF)	

1.1.21 Macro: DMA_GETVERSIONINFO_API

Table 21 DMA_GETVERSIONINFO_API

Name	DMA_GETVERSIONINFO_API	
Description	Enables/disables Dma_GetVersionInfo API	
Verification method	The macro is generated as STD_ON if DmaVersionInfoApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	DmaVersionInfoApi = True	<pre>#define DMA_GETVERSIONINFO_API (STD_ON)</pre>
	DmaVersionInfoApi = False	<pre>#define DMA_GETVERSIONINFO_API (STD_OFF)</pre>

1.1.22 Macro: DMA_MAX_TRANSACTION_SET_PER_CHANNEL

Table 22 DMA_MAX_TRANSACTION_SET_PER_CHANNEL

Name	DMA_MAX_TRANSACTION_SET_PER_CHANNEL	
Description	The maximum number of transaction sets allowed for a DMA channel, if the linked list feature is used.	
Verification method	The macro is generated with the value configured for the parameter '/DmaGeneral/DmaMaxTransactionSetPerChannel' in the configuration tool.	
Example(s)	Action Generated output	
	DmaMaxTransactionSetPerChan nel = 150	#define DMA_MAX_TRANSACTION_SET_PER_CHANNEL (150U)



Dma driver

1.1.23 Macro: DMA_LINKED_LIST_ENABLE

Table 23 DMA_LINKED_LIST_ENABLE

Table 23 DMA_LIN	KED_LIST_ENABLE		
Name	DMA_LINKED_LIST_ENABLE		
Description	Enables/disables the linked list feature.		
Verification method	The macro is generated as STD_ON if the parameter 'DmaChannelConfig/DmaChannelTransactionSet/DmaTcsShadowRegisterConfigurati on' is configured to either: 'DMA_LINKED_LIST' or 'DMA_ACCUMULATED_LINKED_LIST' or 'DMA_SAFE_LINKED_LIST' or 'DMA_CONDITIONAL_LINKED_LIST', for any of the channels configured in the 'DmaChannelConfig' container.		
Example(s)	Action	Generated output	
	 Configure one DMA channel (in the 'DmaChannelConfig' container) Configure 'DMA_LINKED_LIST' in the 'DmaTcsShadowRegisterConfiguration' parameter. 	<pre>#define DMA_LINKED_LIST_ENABLE (STD_ON)</pre>	
	 Configure one DMA channel (in the 'DmaChannelConfig' container) Configure 	<pre>#define DMA_LINKED_LIST_ENABLE (STD_OFF)</pre>	
	'DMA_SHADOWING_DISABLED' in the 'DmaTcsShadowRegisterConfig uration' parameter.		

1.1.24 Macro: DMA_DOUBLE_BUFFER_ENABLE

Table 24 DMA_DOUBLE_BUFFER_ENABLE

Name	DMA_DOUBLE_BUFFER_ENABLE	
Description	Enables/disables the double buffer feature.	
Verification method	on' is configured to either: 'DMA_SOURCE_DOUBLE_BUFFERIN 'DMA_SOURCE_DOUBLE_BUFFERING_ 'DMA_DEST_DOUBLE_BUFFERING_ 'DMA_DEST_DOUBLE_BUFFERING_	ransactionSet/DmaTcsShadowRegisterConfigurati IG_SW_SWITCH' or IG_HW_SW_SWITCH' or SW_SWITCH' or
Example(s)	Action Generated output	
	Configure one DMA channel (in #define DMA DOUBLE BUFFER ENABLE	



Dma driver

	the 'DmaChannelConfig' container)	(STD_ON)
•	Configure 'DMA_SOURCE_DOUBLE_BUFF ERING_SW_SWITCH' in the 'DmaTcsShadowRegisterConfig uration' parameter.	
•	Configure one DMA channel (in the 'DmaChannelConfig' container)	<pre>#define DMA_DOUBLE_BUFFER_ENABLE (STD_OFF)</pre>
•	Configure 'DMA_SHADOWING_DISABLED' in the 'DmaTcsShadowRegisterConfig uration' parameter.	

1.1.25 Macro: DMA_NUM_OF_CHANNELS

Table 25 DMA_NUM_OF_CHANNELS

Name	DMA_NUM_OF_CHANNELS	
Description	The total number of channels configured in the configuration tool.	
Verification method	The macro is generated with the total number of channels which are configured in the 'DmaChannelConfig' container.	
Example(s)	Action Generated output	
	Configure 5 DMA channels.	#define DMA_NUM_OF_CHANNELS (5U)

1.1.26 Macro: DMA_ALLOCATED_CHANNELS_CORE<x>

Table 26 DMA_ALLOCATED_CHANNELS_CORE<x>

Name	DMA_ALLOCATED_CHANNELS_CORE <x> (x ranges from 0 to 5)</x>	
Description	Indicates the total number of channels configured for CORE <x>.</x>	
Verification method	The macro is generated as total number of channels configured in the 'DmaChannelConfig' container that are allocated to CORE <x>. Note: Channels not assigned to any core are assigned to master core (ResourceM/ResourceMMcalConfig/ResourceMMasterCore).</x>	
Example(s)	Action	Generated output
	 Configure 4 DMA channels (Channel0 to Channel3 in the 'DmaChannelConfig' container) Set ResourceMMasterCore as 	<pre>#define DMA_ALLOCATED_CHANNELS_CORE0 (0U) #define DMA_ALLOCATED_CHANNELS_CORE1 (4U)</pre>

infineon

Dma driver

#define DMA_ALLOCATED_CHANNELS_CORE2	(OU)
DMA_ALLOCATED_CHANNELS_CORE3	(OU)
DMA_ALLOCATED_CHANNELS_CORE4	(OU)
	(OU)
#define DMA_ALLOCATED_CHANNELS_CORE1 #define DMA_ALLOCATED_CHANNELS_CORE2 #define DMA_ALLOCATED_CHANNELS_CORE3 #define DMA_ALLOCATED_CHANNELS_CORE4 #define DMA_ALLOCATED_CHANNELS_CORE4	(6U) (0U) (0U)
#define DMA_ALLOCATED_CHANNELS_CORE0	(4U)
DMA_ALLOCATED_CHANNELS_CORE1	(OU)
DMA_ALLOCATED_CHANNELS_CORE2	(OU)
DMA_ALLOCATED_CHANNELS_CORE3	(OU)
#define DMA_ALLOCATED_CHANNELS_CORE4	(OU)
DMA_ALLOCATED_CHANNELS_CORE5	(OU)
	#define DMA_ALLOCATED_CHANNELS_CORE3 #define DMA_ALLOCATED_CHANNELS_CORE4 #define DMA_ALLOCATED_CHANNELS_CORE5 #define DMA_ALLOCATED_CHANNELS_CORE0 #define DMA_ALLOCATED_CHANNELS_CORE1 #define DMA_ALLOCATED_CHANNELS_CORE3 #define DMA_ALLOCATED_CHANNELS_CORE3 #define DMA_ALLOCATED_CHANNELS_CORE4 #define DMA_ALLOCATED_CHANNELS_CORE5 #define DMA_ALLOCATED_CHANNELS_CORE5 #define DMA_ALLOCATED_CHANNELS_CORE5 #define DMA_ALLOCATED_CHANNELS_CORE5 #define DMA_ALLOCATED_CHANNELS_CORE1 #define DMA_ALLOCATED_CHANNELS_CORE2 #define DMA_ALLOCATED_CHANNELS_CORE3 #define DMA_ALLOCATED_CHANNELS_CORE3 #define DMA_ALLOCATED_CHANNELS_CORE3 #define DMA_ALLOCATED_CHANNELS_CORE3 #define DMA_ALLOCATED_CHANNELS_CORE3 #define DMA_ALLOCATED_CHANNELS_CORE4 #define

32-bit TriCore™ AURIX™ TC3xx microcontroller family





•	Set ResourceMMasterCore as	DMA_ALLOCATED_CHANNELS_CORE1	(OU)
	CORE4 (in the parameter	#define	
	'ResourceM/ResourceMMcalConfi	DMA_ALLOCATED_CHANNELS_CORE2	(UU)
	g/ResourceMMasterCore')	 #define	
•	Assign Channel0, Channel3 and	DMA ALLOCATED CHANNELS CORE3	(3U)
	Channel7 under	 #define	
	ResourceMAllocation with	DMA ALLOCATED CHANNELS CORE4	(6U)
	ResourceMCoreID as CORE3 (in		
	the container	DMA ALLOCATED CHANNELS CORES	(UU)
	'ResourceM/ResourceMMcalConfi		(/
	g/ResourceMMcalCore/ResourceM		
	Allocation')		

1.2 File: Dma[_<variant>]_PBcfg.c

The generated file contains all post-build configuration parameters. Post-build time configuration mechanism allows configurable functionality of DMA driver that is deployed as object code. The file is generated in 'src' folder.

1.2.1 Structure: Dma_Config [_<variant>]

Table 27 Dma_Config [_<variant>]

	_ 3 = 1		
Name	Dma_Config[_ <variant>]</variant>		
Туре	Dma_ConfigType		
Description	Root configuration structure of DMA driver which will be used during initialization.		
Verification method			
Example(s)	Action	Generated output	
	Configure the DMA channels (in 'DmaChannelConfig' container) indicated below (variant-unaware): • 3 Dma channels (Channel 0, 2, 4) to Core0 • 2 Dma channels (Channel 6, 10) to Core 1	<pre>const Dma_ConfigType Dma_Config= { { /* Channel Configuration root for Core 0*/ /* This is the number of resources:3 */</pre>	
	Configure DMA channel and pattern for pattern matching feature (in DmaPatternConfig container) Channel 2 in DmaChannelForPattern0 parameter Channel 4 in DmaChannelForPattern0 parameter Pattern 0x45 in DmaPattern0 parameter	&Dma_ChConfigRootCore0, /* Channel Configuration root for Core 1*/ /* This is the number of resources:2 */ &Dma_ChConfigRootCore1, /* Channel Configuration root for Core 2*/ /* This is the number of resources:0 */	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
NULL PTR,
Pattern 0x54 in DmaPattern1
parameter
                               /* Channel Configuration root
                           for Core 3*/
                               /* This is the number of
                           resources:0 */
                               NULL PTR,
                               /* Channel Configuration root
                           for Core 4*/
                               /* This is the number of
                           resources:0 */
                               NULL PTR,
                               /* Channel Configuration root
                           for Core 5*/
                               /* This is the number of
                           resources:0 */
                               NULL PTR,
                             },
                             /* MoveEngine Error config for
                           ME0 and ME1 */
                             {0X04030000U,0X04030000U},
                           /* pattern matching register value
                           PRR0 and PRR1 */
                             \{ 0x45, 0x54 \},
                             /* Dma ChannelId for pattern0 and
                           pattern1 */
                             {2,4},
                             /* Access partition configuration
                               /* Bus master configuration */
                           {OXFFFFFFFU,OXFFFFFFFU,OXFFFFFFFF
                           U, OXFFFFFFFFU),
                               /* Resource partition
                           configuration */
                               { 0X01U, 0X01U, 0X01U,
                           0X01U}
                             /* { Channel Position Index,
                           Channel Core Map } - The mapping
                           data of channels */
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
{0, 0 }, /* Channel 0 */
                                    {255, 255 }, /* Channel 1 */
                                    {1, 0 }, /* Channel 2 */
                                    \{255, 255\}, /* Channel 3 */
                                    {2, 0 }, /* Channel 4 */
                                    {255, 255 }, /* Channel 5 */
                                    {0, 1 }, /* Channel 6 */
                                    {255, 255 }, /* Channel 7 */
                                    {255, 255 }, /* Channel 8 */
                                    {255, 255 }, /* Channel 9 */
                                    {1, 1 }, /* Channel 10 */
                                    {255, 255 }, /* Channel 11 */
                                    \{255, 255\}, /* Channel 12 */
                                    {255, 255 }, /* Channel 126 */
                                    {255, 255 }, /* Channel 127 */
                                  },
                                  {
                                    /* Bit map of the channels with
                                TRL enabled */
                                    0x0U,
                                    0x0U,
                                    0x0U,
                                    0x0U,
                                  },
                                  /* Total number of DMA channels
                                  0X0000005U,
                                };
Configure the DMA channels (in
                                const Dma ConfigType
'DmaChannelConfig' container)
                                Dma Config Diesel=
indicated below (variant-aware. Variant
name is 'Diesel'):
• 3 Dma channels (Channel 0, 2, 4) to
                                    /* Channel Configuration root
                                for Core 0*/
  2 Dma channels (Channel 6, 10) to
                                    /* This is the number of
  Core 1
                                resources:3 */
                                    &Dma ChConfigRootCore0,
Disable DmaPatternConfig container
                                    /* Channel Configuration root
```



Dma driver

```
for Core 1*/
    /* This is the number of
resources:2 */
    &Dma ChConfigRootCore1,
    /* Channel Configuration root
for Core 2*/
    /* This is the number of
resources:0 */
    NULL PTR,
    /* Channel Configuration root
for Core 3*/
    /* This is the number of
resources:0 */
   NULL PTR,
    /* Channel Configuration root
for Core 4*/
    /* This is the number of
resources:0 */
    NULL PTR,
    /* Channel Configuration root
for Core 5*/
    /* This is the number of
resources:0 */
   NULL PTR,
  },
  /* MoveEngine Error config for
ME0 and ME1 */
  {0X04030000U,0X04030000U},
  /* Access partition configuration
    /* Bus master configuration */
{OXFFFFFFFU,OXFFFFFFFU,OXFFFFFFFF
U, OXFFFFFFFFU },
    /* Resource partition
configuration */
   { 0x01u, 0x01u, 0x01u,
0X01U}
  /* { Channel Position Index,
Channel Core Map } - The mapping
data of channels */
```



Dma driver

```
\{0, 0\}, /* Channel 0 */
    {255, 255 }, /* Channel 1 */
    \{1, 0\}, /* Channel 2 */
    {255, 255 }, /* Channel 3 */
    {2, 0 }, /* Channel 4 */
    {255, 255 }, /* Channel 5 */
    {0, 1 }, /* Channel 6 */
    {255, 255 }, /* Channel 7 */
    {255, 255 }, /* Channel 8 */
    {255, 255 }, /* Channel 9 */
    {1, 1 }, /* Channel 10 */
    {255, 255 }, /* Channel 11 */
    {255, 255 }, /* Channel 12 */
    {255, 255 }, /* Channel 126 */
    {255, 255 }, /* Channel 127 */
 },
    /* Bit map of the channels with
TRL enabled */
    0x0U,
    0x0U,
    0x0U,
    0x0U,
  },
  /* Total number of DMA channels
  0X0000005U,
};
```

1.2.1.1 Member: DmaCoreConfigPtr[MCAL_NO_OF_CORES]

Table 28 DmaCoreConfigPtr[MCAL_NO_OF_CORES]

	28	
Name	DmaCoreConfigPtr[MCAL_NO_OF_CORES]	
Туре	Dma_CoreSpecificChConfigType *	
Description	Array of core-specific configuration. The number of elements in this array is determined	
-	by the parameter 'MCAL_NO_OF_CORES', which indicates the number of CPU cores	



Dma driver

	available in the hardware.	
Verification method	The generated structure member is present in the Dma_Config[_ <variant>] structure. a Core<x> is allocated at least one channel (in ResourceM/ResourceMMcalConfig/ResourceMMcalConfig_0/ResourceMMcalCore container), then the element <x> will be generated as a pointer to structure Dma_CoreSpecificChConfigType (&Dma_ChConfigRootCore<x>) else 'NULL_PTR' is generated. (x in range 0 to 5).</x></x></x></variant>	
Example(s)	Action	Generated output
	All the DMA channels are allocated to Core 0	<pre>{ &Dma_ChConfigRootCore0, NULL_PTR, NULL_PTR, NULL_PTR, NULL_PTR, NULL_PTR, NULL_PTR, }</pre>
	All the DMA channels are split between all cores except Core 0.	<pre>NULL_PTR, &Dma_ChConfigRootCore1, &Dma_ChConfigRootCore2, &Dma_ChConfigRootCore3, &Dma_ChConfigRootCore4, &Dma_ChConfigRootCore5 }</pre>

1.2.1.2 Member: DmaMovEngErr [2]

Table 29 DmaMovEngErr [2]

Name	DmaMovEngErr [2]	
Туре	uint32	
Description	Array of two elements holding the configurations of different errors which can be triggered from any of the two move engines.	
Verification method	90 7 0	
Example(s)	le(s) Action Generated output	
	Disable the following errors of the move engine, in the 'DmaMoveEngineConfig' container:	{ 0x0000000u,0x00000000 }

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Dma driver

DmaMESourceErrorInterrupt	
DmaMEDestinationErrorInterrupt	
DmaMELinkedListErrorInterrupt	
Enable the following errors of the move engine, in the 'DmaMoveEngineConfig' container:	{ 0x04030000u,0x04030000u }
DmaMESourceErrorInterrupt	
DmaMEDestinationErrorInterrupt	
DmaMELinkedListErrorInterrupt	

1.2.1.3 Member: DmaHwResourcePartition

Table 30 DmaHwResourcePartition

able 50 Dillanwresourcerai (itioli		
Name	DmaHwResourcePartition	
Туре	Dma_ResourcePartitionConfigType	
Description	Structure holding the resource pa	artition configuration of the DMA channels.
Verification method	The generated structure member contains entries corresponding to the bus mode configuration (DmaResourcePartition/DmaResourcePartitionBusMode) and permitted bus master configuration (DmaResourcePartition/DmaPermittedBusMaster) of the resource partitions.	
	for each of the four Resource Part 'DmaResourcePartition/DmaPerr	esourcePartition' holds the permitted bus masters, titions. The value is populated from parameter mittedBusMaster' as it is. This parameter has to be arget Specifiction for the SFR ACCENrO.
	configuration for each of the four	wResourcePartition' holds the bus mode Resource Partitions. The value is derived from the n/DmaResourcePartitionBusMode' as follows:
• 0x00U – if DMA_RP_USER_MODE is configured.		DE is configured.
	0x01U – if DMA_RP_SUPERVISOR_MODE is configured.	
	Other values are unused for this parameter.	
Fxample(s)	Action	Generated output

Example(s)

Action	Generated output
Configure the resource partitions as follows:	{ { 0XA5A5A5A5U,
Resource Partition 0: Bus mode - User Mode	OXFFFFFFFU,
Permitted bus master – 0xA5A5A5A5	OXFFFFFFFU),
• All other resource partitions: Bus mode - Supervisor Mode	{0X00U, 0X01U, 0X01U, 0X01U}
Permitted bus master – 0xFFFFFFFF	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
Configure the resource
partitions as follows:
                                  {OXFFFFFFFU,
• Resource Partition 2:
                                    OXFFFFFFFU,
  Bus mode - User Mode
                                    OXA5A5A5A5U,
  Permitted bus master -
                                    OXFFFFFFFFU } ,
  0xA5A5A5A5
                                   { 0X01U, 0X01U,
                                                        0X00U,
                                                                  0X01U}
• All other resource partitions:
                                }
  Bus mode - Supervisor Mode
  Permitted bus master -
  0xFFFFFFF
```

1.2.1.4 Member: Dma_ChannelMaps[DMA_MAX_NUM_OF_CHANNELS]

Table 31 Dma_ChannelMaps[DMA_MAX_NUM_OF_CHANNELS]

Name	Dma_ChannelMaps[DMA_MAX_NUM_OF_CHANNELS]		
Туре	Dma_ChannelMapType	Dma_ChannelMapType	
Description	This array holds the CPU core number and configuration index position of each DMA channel. The number of entries in this array corresponds to the number of DMA channels available in the hardware.		
Verification method	The array gets generated for each channel with the CPU core number (which is configured in ResourceM/ResourceMMcalConfig/ResourceMMcalCore/ResourceMAllocation container) and with the index to the configuration (which is configured in DmaChannelConfig container). If the channel is not configured, the value 255 is used for the parameter.		
The first parameter of 'Dma_ChannelMaps' holds the index location of configuration in the 'Dma_kChConfigRoot_Core <x>' structure. The values and based on the sequence in which the channel configuration is added in 'DmaChannelConfig' container, for a particular CPU core. The value ca 127, depending on the number of channels allocated in the 'DmaChancontainer. If the DMA channel is not configured, this value is kept as 25</x>		configRoot_Core <x>' structure. The value is generated the channel configuration is added in the for a particular CPU core. The value can be from 0 to of channels allocated in the 'DmaChannelConfig'</x>	
	The second parameter of 'Dma_ChannelMaps' holds the CPU core number to which the channel is allocated, in the 'ResourceM/ResourceMMcalConfig/ResourceMMcalCore/ResourceMAllocation' container. The value can be from 0 to the maximum number of CPU cores in the hardware. If the DMA channel is not configured, this value is kept as 255.		
		not configured, this value is kept as 255.	
Example(s)	Action	Generated output	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
{255, 255 }, /* Channel 3 */
nfig/ResourceMMcalCore/Reso
urceMAllocation container) as
                              \{2, 0\}, /* Channel 4 */
indicated:
                              {0, 5}, /* Channel 5 */
• Channel 0 - Core 0
                              \{0, 1\}, /* Channel 6 */
• Channel 2 - Core 0
                              {255, 255 }, /* Channel 7 */
• Channel 4 - Core 0
                              {255, 255 }, /* Channel 8 */
• Channel 6 - Core 1
                              {255, 255 }, /* Channel 9 */
• Channel 10 - Core 1
                              {1, 1 }, /* Channel 10 */
• Channel 5 - Core 5
                              {255, 255 }, /* Channel 11 */
The order of the channel
                              {255, 255 }, /* Channel 12 */
configuration in
'DmaChannelConfig' container
                              {255, 255 }, /* Channel 13 */
has to be in the order
mentioned above.
                              {255, 255 }, /* Channel 122 */
                              {255, 255 }, /* Channel 123 */
                              {255, 255 }, /* Channel 124 */
                              {255, 255 }, /* Channel 125 */
                              {255, 255 }, /* Channel 126 */
                              {255, 255 }, /* Channel 127 */
```

1.2.1.5 Member: DmaChTrlEnabled [DMA_MAX_NUM_OF_CHANNELS]

Table 32 DmaChTrlEnabled[DMA_MAX_TRLCHANNELS]

Name	DmaChTrlEnabled[DMA_MAX_TRLCHANNELS]		
Туре	uint32		
Description	This array holds the bitfield to indicate the channels which have the Transaction Request LossTRL feature enabled.		
Verification method	The array gets generated with a bitfield which indicates the channels having the TRL feature enabled in the 'DmaTcsInterruptTransactionLoss' parameter in the 'DmaChannelConfig' container. The bit would be set if the feature is enabled for the channel. The bit 0 of the first array element stands for the channel 0 and the bit 31 of the fourth array element stands for the channel 127.		
Example(s)	Action Generated output		
	Enable the TRL feature for the following DMA channels (using 'DmaTcsInterruptTransactionL oss' parameter in 'DmaChannelConfig' container):	<pre>{ /* Bit map of the channels with TRL enabled */ 0x49U, 0x0U,</pre>	



Dma driver

• Cl	nannel 0	0x0U,
• Cl	nannel 3	0x200000U,
• Cl	nannel 6	},
• Cl	nannel 121	

1.2.1.6 Member: DmaTotalChConfigured

Table 33 DmaTotalChConfigured

rable 33 Dma rotal	DmaiotalCnConfigured		
Name	DmaTotalChConfigured	DmaTotalChConfigured	
Туре	uint8		
Description	Indicates the total number of DN	AA channels configured for the driver.	
Verification method	This value holds the total number of DMA channels configured across the cores in the DmaChannelConfig container.		
Example(s)	Action	Generated output	
	Configure the following DMA channels (in 'DmaChannelConfig' container) and allocate them to the CPU cores (in ResourceM/ResourceMMcalConfig/ResourceMMcalCore/ResourceMAllocation container) as indicated: Channel 0 - Core 0 Channel 2 - Core 0 Channel 4 - Not allocated	0X0000006U	
	Channel 6 – Core 1Channel 10 – Not allocated		
	• Channel 5 – Core 5		

1.2.2 Structure: Dma_ChConfigRootCore<x>

Table 34 Dma_ChConfigRootCore<x>

Name	Dma_ChConfigRootCore <x></x>	
Туре	Dma_CoreSpecificChConfigType	
Description	Configuration structure of DMA driver for Core <x> (x ranges from 0 to 5).</x>	
Verification method	The generated file has this structure if at least one channel is assigned to Core <x>, as in the ResourceM/ResourceMMcalConfig/ResourceMMcalCore/ResourceMAllocation container.</x>	
Example(s)	Action Generated output	
	Configure 3 DMA channels to Core0 in 'DmaChannelConfig' container.	<pre>static const Dma_CoreSpecificChConfigType Dma_ChConfigRootCore0=</pre>



Dma driver

	{
	&Dma_kChConfigRoot_Core0[0],
	3
	<pre>};</pre>

1.2.2.1 Member: DmaChConfigPtr

Table 35 DmaChConfigPtr

Table 35 Dillacticol	iligru		
Name	DmaChConfigPtr		
Туре	Dma_ChConfigType*		
Description	Pointer to the base of array which stores the data of each channel configured to Core <x>.</x>		
Verification method	The structure member is generated with base address of array which stores the channel data of Core <x>, as configured in the ResourceM/ResourceMMcalConfig/ResourceMMcalCore/ResourceMAllocation container.</x>		
Example(s)	Action	Generated output	
	Configure 1 DMA channel (in 'DmaChannelConfig' container) and assign it to Core 1 (in ResourceM/ResourceMMcalConfig/ResourceMMcalCore/ResourceMAllocation container).	& Dma_kChConfigRoot_Core1[0]	
	Configure no DMA channels to Core 3 (in ResourceM/ResourceMMcalConfig/ResourceMMcalCore/ResourceMAllocation container).	NULL_PTR	

1.2.2.2 Member: DmaNumberofChConfiguredPerCore

Table 36 DmaNumberofChConfiguredPerCore

Name	DmaNumberofChConfiguredPerCore	
Туре	uint8	
Description	Indicates the total number of channels assigned to Core <x>.</x>	
Verification method	The structure member is generated as total number of channels allocated to CORE <x>. Note: Channels not assigned to any core are assigned to master core (ResourceMMasterCore).</x>	
Example(s)	Action	Generated output
	Configure 4 DMA channels (in	3



Dma driver

'DmaChannelConfig' container). • Peform the channel allocation in	
ResourceM/ResourceMMcalConfig /ResourceMMcalCore/ResourceM	
Allocation container:	
Core 0 – 3 channels	
Core 1 – 1 channel	
Set the master core as CORE0, in the parameter	
ResourceM/ResourceMMcalConfig	
/ResourceMMasterCore.	
Output is shown for Core 0	
 Configure 14 DMA channels (in 'DmaChannelConfig' container). 	11
Allocate 3 channels to Core 1 in	
ResourceM/ResourceMMcalConfig	
/ResourceMMcalCore/ResourceM Allocation container.	
Do not allocate the remaining 11 channels to any core.	
Set the master core as CORE0, in the parameter	
ResourceM/ResourceMMcalConfig /ResourceMMasterCore.	
Output is shown for Core 0	
Output is shown for core o	

1.2.3 Structure: Dma_kChConfigRoot_Core<x>

Table 37 Dma_kChConfigRoot_Core<x>

Name	Dma_kChConfigRoot_Core <x></x>	
Туре	Dma_ChConfigType	
Description	Configuration structure of DMA driver holding the configuration of a particular DMA channel.	
Verification method	The generated file has this structure if at least one channel configured in the DmaChannelConfig container is assigned to Core <x> in the ResourceM/ResourceMMcalConfig/ResourceMMcalCore/ResourceMAllocation container.</x>	
Example(s)	Action Generated output	
	 Configure DMA channel 0, DMA channel 2 and DMA channel 4 (in 'DmaChannelConfig' container). Allocate the 3 channels to Core 0 in 	<pre>static const Dma_ChConfigType Dma_kChConfigRoot_Core0[]= { { {</pre>
	ResourceM/ResourceMMcalConf	&Dma kChannel 0 TcsConfigRoot[0U]



Dma driver

```
ig/ResourceMMcalCore/Resourc
eMAllocation container.
                               NULL PTR,
                               0x0000000U,
                               (uint8) OU,
                               (uint8) 0x0U,
                               NULL PTR
                             },
                             {
                           &Dma kChannel 2 TcsConfigRoot[OU]
                               NULL_PTR,
                               0x0000000U,
                               (uint8)2U,
                               (uint8) 0x0U,
                               NULL PTR
                             },
                             {
                           &Dma kChannel 4 TcsConfigRoot[OU]
                               NULL PTR,
                               0x0000000U,
                               (uint8) 4U,
                               (uint8) 0x0U,
                               NULL PTR
                             },
                           };
```

1.2.3.1 Member: DmaChTCSPtr

Table 38 DmaChTCSPtr

Name	DmaChTCSPtr	
Туре	Dma_TransactionCtrlSetType	
Description	Pointer to the Transaction Control Sets configured for the channel.	
Verification method	The structure member is generated with the pointer to the Transaction Control Sets of the channel in the DmaChannelConfig/DmaChannelTransactionSet container.	
Example(s)	Action	Generated output
	Configure DMA channel 0 in the DmaChannelConfig container. Configure a TCC for the DMA	&Dma_kChannel_0_TcsConfigRoot[0 U]
	 Configure a TCS for the DMA channel 0 in 	







	DmaChannelConfig/DmaChannelT ransactionSet container	
•	Configure DMA channel 4 in the DmaChannelConfig container.	&Dma_kChannel_4_TcsConfigRoot[0 U]
•	Configure a TCS for the DMA channel 4 in DmaChannelConfig/DmaChannelT ransactionSet container	

Member: DmaChNotifPtr 1.2.3.2

Table 39 DmaChNotifPtr

Name	DmaChNotifPtr	
Туре	Dma_ChannelNotificationPtrType	
Description	The notification function which would be invoked for the DMA Channel Interrupt Service Request.	
Verification method	The structure member is generated with the function pointer configured for the notification function in the parameter DmaChannelConfig/DmaChannelNotification	
Example(s) Action Generated of		Generated output
	Configure a function pointer 'Dma_Notifiation_Isr', in DmaChannelConfig/DmaChannelNoti fication parmeter.	Dma_Notifiation_Isr
	Configure 'NULL_PTR' as the function pointer, in DmaChannelConfig/DmaChannelNoti fication parmeter.	NULL_PTR

Member: DmaTsrConfig 1.2.3.3

Table 40 **DmaTsrConfig**

Name	DmaTsrConfig		
Туре	uint32		
Description	The parameter which holds the TSR re	gister configuration for the DMA channel.	
Verification method	The bit position 4 of this data indicates the Transaction Loss interrupt enable/disable status as configured in the DmaChannelConfig/DmaTcsInterruptTransactionLoss parameter. Other bits are unused.		
Example(s)	Action Generated output		
	Enable the Transaction Loss interrupt, by setting the DmaChannelConfig/DmaTcsInterrupt TransactionLoss parameter	0x0000010U	
	Disable the Transaction Loss interrupt, by clearing the DmaChannelConfig/DmaTcsInterrupt TransactionLoss parameter	0x0000000U	



Dma driver

1.2.3.4 Member: DmaChNumber

Table 41 DmaChNumber

ante 12 Billia cilitatibe.		
Name	DmaChNumber	
Туре	uint8	
Description	The channel number of the DMA channel.	
Verification method	The structure member indicates the channel number of the DMA channel configured in the parameter DmaChannelConfig/DmaChannelId.	
Example(s)	Action Generated output	
	Configure a DMA channel in the DmaChannelConfig container and set the channel ID as 2 in the DmaChannelConfig/DmaChannelId parameter.	(uint8) 2U
	Configure a DMA channel in the DmaChannelConfig container and set the channel ID as 127 in the DmaChannelConfig/DmaChannelId parameter.	(uint8)127U

1.2.3.5 Member: DmaChHwPartitionConfig


Table 42 DmaChHwPartitionConfig

Name	DmaChHwPartitionConfig	
Туре	uint8	
Description	The access partition configured for the DMA channel.	
Verification method	The structure member is generated with the access partition configured in the parameter DmaChannelConfig/DmaChannelAssignedPartition.	
Example(s)	Action Generated output	
	Set the Assigned partition as 2, in the 'DmaChannelConfig/DmaChannelAss ignedPartition' parameter	(uint8) 0x2U

1.2.3.6 Member: DmaMEErrorNotifPtr

Table 43 DmaMEErrorNotifPtr

Name	DmaMEErrorNotifPtr	
Туре	Dma_MoveEngineErrorNotificationPtrType	
Description	The notification function which would be invoked for the DMA Resource Partition Error Interrupt Service Request.	
Verification method	The structure member is generated with the function pointer configured for the notification function in the parameter DmaResourcePartition/DmaMoveEngineErrorNotifRoutine.	
Example(s)	Action Generated output	







Configure a function pointer	Dma Error Isr
'Dma_Error_Isr' in the	
'DmaResourcePartition/DmaMoveEn	
gineErrorNotifRoutine' parameter.	
Configure 'NULL_PTR' as the function	NULL PTR
pointer, in the	
'DmaResourcePartition/DmaMoveEn	
gineErrorNotifRoutine' parameter.	

Structure: Dma_kChannel_<x>_TcsConfigRoot 1.2.4

Name	Dma_kChannel_ <x>_TcsConfigRoot</x>	
Туре	Dma_TransactionCtrlSetType	
Description	Configuration structure holding the Transaction Control Set of the channel number <x>. (<x> can range from 0 to the number of channels available in the hardware).</x></x>	
Verification method	The generated file has this structure with the Transaction Control Settings configured in the DmaChannelConfig/DmaChannelTransactionSet container.	
Example(s)	Action	Generated output
	Configure the DMA channel 5, with the following data (in the DmaChannelConfig/DmaChannelTra nsactionSet container): • DmaTcsIndex = 0 • DmaTcsSourceAddress = 0x12345678 • DmaTcsDestinationAddress =	<pre>static const Dma_TransactionCtrlSetType Dma_kChannel_5_TcsConfigRoot[]= { /* Dma Channel 5 TCS 0 */ { /* Configuration for DMA</pre>
	0x23456789	register DMA_RDCRCRz */ 0x00000000U,
	 DmaTcsDoubleBuffer = 0 DmaTcsMoveLength = DMA_WIDTH_8BITS 	/* Configuration for DMA register DMA_SDCRCRz */
	DmaTcsTransferLength = DMA_MOVES_1	0x0000000U, /* Configuration for DMA source address register
	 DmaTcsTransactionLength = 5 DmaTcsCircularBufferSourceEnab le = False 	DMA_SADRz */ /* MISRA2012_RULE_11_6_JUSTIFICATIO
	• DmaTcsCircularBufferDestination Enable = False	N: Shadow SFR access */ /*
	DmaTcsCircularBufferSourceLeng th =	MISRA2012_RULE_11_4_JUSTIFICATION: Shadow SFR access */
	DMA_CIRCULAR_BUFFER_LENGT H_1BYTE • DmaTcsCircularBufferDestination Length = DMA_CIRCULAR_BUFFER_LENGT	<pre>(uint32 *) 0x12345678U, /* Configuration for DMA destination address register DMA_DADRz */ /*</pre>

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
MISRA2012 RULE 11 6 JUSTIFICATIO
H 1BYTE
                            N: Shadow SFR access */
DmaTcsSourceAddressModificati
onFactor = DMA_FACTOR_1
                            MISRA2012 RULE 11 4 JUSTIFICATIO
DmaTcsDestinationAddressModifi
                            N: Shadow SFR access */
cationFactor = DMA_FACTOR_1
                                 (uint32 *)0x23456789U,
DmaTcsAppendTimeStamp =
                                 /* Configuration for DMA
False
                             Channel Address and Interrupt
DmaTcsSourceAddressMovement
                             Control
= DMA_INCREASING
                                 * Register DMA ADICRz */
DmaTcsDestinationAddressMove
                                 0x000c0088U,
ment = DMA INCREASING
                                 /* Configuration for DMA
DmaTcsShadowRegisterConfigura
                             Channel Configuration Register
tion = DMA_LINKED_LIST
                            DMA CHCFGRz */
DmaNextTcsIndex = 0
                                 0x0000005U,
DmaTcsTriggerFrequency =
                                 /* Configuration for DMA
DMA_TRANSFER_PER_TRIGGER
                             Channel Shadow Address Register
DmaTcsHardwareTrigger =
                            DMA SHADRz */
DMA_NO_HARDWARE_TRIGGER
                                 /*
DmaTcsDaisyChaining = False
                            MISRA2012 RULE 11 6 JUSTIFICATIO
                            N: Shadow SFR access */
DmaTcsInterruptSourceAddressW
rap = False
                            MISRA2012 RULE 11 4 JUSTIFICATIO
DmaTcsInterruptDestinationAddr
                            N: Shadow SFR access */
essWrap = False
                                 (const struct
DmaTcsDataTransferInterrupt =
                             Dma TransactionCtrlSetType*) & Dma
False
                             kChannel 5 TcsConfigRoot[0],
DmaTcsInterruptDataTransfer =
                                 /* Configuration for DMA
DMA_INTERRUPT_PER_TRANSAC
                             Channel Control and Status
TION
                            Register DMA CHCSRz */
DmaTcsInterruptDataTransferThr
                                 0x0000000U
eshold = 0
DmaTcsSwapDataCRCByteOrder
                             };
= False
DmaTcsAutoStartEnable = False
DmaTcsReferenceAddressCrc = 0
```

1.2.4.1 Member: DmaReadDataCrc

Table 45 DmaReadDataCrc

Name	DmaReadDataCrc	
Туре	uint32	
Description	The data CRC value configured for the DMA channel.	
Verification method	The structure member is generated with the Data CRC configured in the parameter	
	DmaChannelConfig/DmaChannelTransactionSet/DmaTcsReferenceDataCrc.	

DmaTcsReferenceDataCrc = 0



Dma driver

	'DmaChannelConfig/Dmach	This parameter would be generated only if the parameter 'DmaChannelConfig/DmaChannelTransactionSet/DmaTcsShadowRegis terConfiguration' is configured as either: 'DMA_LINKED_LIST' or 'DMA_ACCUMULATED_LINKED_LIST' or 'DMA_SAFE_LINKED_LIST' or 'DMA_CONDITIONAL_LINKED_LIST', for any of the channels configured in the 'DmaChannelConfig' container.	
Example(s)	Action	Generated output	
	Configure the DMA channel 5 with data	0xa5a5a5a5U	
	CRC as '0xa5a5a5a5, in the parameter		
	'DmaChannelConfig/DmaChannelTransa		
	tionSet/DmaTcsReferenceDataCrc'.		

1.2.4.2 Member: DmaSourceDestAddressCrc

Table 46 DmaSourceDestAddressCrc

Name	DmaSourceDestAddressCrc	
Туре	uint32	
Description	The address CRC value configured for the DMA channel.	
Verification method	The structure member is generated with the address CRC configured in the parameter DmaChannelConfig/DmaChannelTransactionSet/DmaTcsReferenceAddressCrc.	
	Note: This parameter would be generated only if the parameter 'DmaChannelConfig/DmaChannelTransactionSet/DmaTcsShadowRegis terConfiguration' is configured as either: 'DMA_LINKED_LIST' or 'DMA_ACCUMULATED_LINKED_LIST' or 'DMA_SAFE_LINKED_LIST' or 'DMA_CONDITIONAL_LINKED_LIST', for any of the channels configured in the 'DmaChannelConfig' container.	
Example(s)	Action	Generated output
	Configure the DMA channel 5 with address CRC as '0x5a5a5a5a', in the parameter 'DmaChannelConfig/DmaChannelTransactionSet/ DmaTcsReferenceAddressCrc'.	

1.2.4.3 Member: DmaSourceAddress

Table 47 DmaSourceAddress

Name	DmaSourceAddress
Туре	uint32*
Description	The parameter holds the source address from where the data needs to be copied from.



Dma driver

	The structure member is generated with the source address configured in the parameter 'DmaChannelConfig/DmaChannelTransactionSet/DmaTcsSourceAddress'. However, if variable names are used instead of address values, the header file which contains the extern declaration of the variable name should be provided in the dependent parameter 'DmaChannelConfig/DmaChannelTransactionSet/DmaUserHeaderFileWithExternDeclarations'.	
Example(s)	Action	Generated output
	Configure the DMA channel 5 with source address as '0x12345678', in the parameter 'DmaChannelConfig/DmaChannelTransac tionSet/DmaTcsSourceAddress'.	(uint32 *)0x12345678U
	Configure the DMA channel 6, with the following data (in the DmaChannelConfig/DmaChannelTransact ionSet container), for the TCS 0:	<pre>#include "VariableHeaderFile.h" .</pre>
	 DmaTcsSourceAddress = &SourceAddressVar 	
	Provide the header file name, which contains the declaration of the variable specified for the 'DmaTcsSourceAddress' parameter:	<pre>static const Dma_TransactionCtrlSetType Dma_kChannel_6_TcsConfigRoot[]=</pre>
	DmaUserHeaderFileWithExternDeclara tions = VariableHeaderFile.h	<pre>{ /* Dma Channel 6 TCS 0 */ { . . (uint32 *) &SourceAddressVar, . . .</pre>
	Configure the DMA channel 6, with the following data (in the DmaChannelConfig/DmaChannelTransact ionSet container), for the TCS 0: • DmaTcsSourceAddress = &SourceAddressVar	<pre>#include "VariableHeaderFile.h" #include "VariableHeaderFile2.h" .</pre>
	Provide the header file name, which contains the declaration of the variable specified for the 'DmaTcsSourceAddress' parameter: • DmaUserHeaderFileWithExternDeclarations = VariableHeaderFile.h	<pre>static const Dma_TransactionCtrlSetType Dma_kChannel_6_TcsConfigRoot[]=</pre>



Dma driver

Configure the TCS1 also, in the in the /* Dma Channel 6 TCS 0 */ 'DmaChannelConfig/DmaChannelTransac { tionSet' container as follows: DmaTcsSourceAddress = &SourceAddressVar2 Provide the header file name, which contains the declaration of the variable (uint32 specified for the 'DmaTcsSourceAddress' *) & Source Address Var, parameter: DmaUserHeaderFileWithExternDeclara tions = VariableHeaderFile2.h }, /* Dma Channel 6 TCS 1 */ (uint32 *) & Source Address Var2, } };

1.2.4.4 Member: DmaDestinationAddress

Table 48 DmaDestinationAddress

Name	DmaDestinationAddress		
Туре	uint32*	uint32*	
Description	The parameter holds the destination addre	ess to which the data needs to be copied to.	
Verification method	The structure member is generated with the destination address configured in the parameter DmaChannelConfig/DmaChannelTransactionSet/DmaTcsDestinationAddress. However, if variable names are used instead of address values, the header file which contains the extern declaration of the variable name should be provided in the dependent parameter 'DmaChannelConfig/DmaChannelTransactionSet/DmaUserHeaderFileWithExternDeclarations'.		
	arations'.		
Example(s)	Action	Generated output	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
Configure the DMA channel 6, with the following data (in the DmaChannelConfig/DmaChannelTransact ionSet container), for the TCS 0:
```

 DmaTcsDestinationAddress = &DestAddressVar

Provide the header file name, which contains the declaration of the variable specified for the

'DmaTcsDestinationAddress' parameter:

DmaUserHeaderFileWithExternDeclarations = VariableHeaderFile.h

```
"VariableHeaderFile.h"
.
.
.
static const
Dma_TransactionCtrlSetType
Dma_kChannel_6_TcsConfigRoot[
]=
{
    /* Dma Channel 6 TCS 0 */
    {
        .
        .
        (uint32
*) &DestAddressVar,
        .
      }
};
```

#include

Configure the DMA channel 6, with the following data (in the DmaChannelConfig/DmaChannelTransact ionSet container), for the TCS 0:

 DmaTcsDestinationAddress = &DestAddressVar

Provide the header file name, which contains the declaration of the variable specified for the

 $\verb|`DmaTcsDestinationAddress'| parameter:$

 DmaUserHeaderFileWithExternDeclara tions = VariableHeaderFile.h

Configure the TCS1 also, in the in the 'DmaChannelConfig/DmaChannelTransac tionSet' container as follows:

 DmaTcsDestinationAddress = &DestAddressVar2

Provide the header file name, which contains the declaration of the variable specified for the

'DmaTcsDestinationAddress' parameter:

DmaUserHeaderFileWithExternDeclara

```
#include
"VariableHeaderFile.h"
#include
"VariableHeaderFile2.h"
.
.
.
static const
Dma_TransactionCtrlSetType
Dma_kChannel_6_TcsConfigRoot[]=
{
    /* Dma Channel 6 TCS 0 */
    {
        .
        .
        (uint32
*) &DestAddressVar,
```

32-bit TriCore™ AURIX™ TC3xx microcontroller family





Dma driver

```
tions = VariableHeaderFile2.h
                                   },
                                   /* Dma Channel 6 TCS 1 */
                                      (uint32
                                 *) &DestAddressVar2,
                                 } ;
```

1.2.4.5 Member: DmaAddressInterruptControl

able 49 DmaAddressInterruptControl	
Name	DmaAddressInterruptControl
Туре	uint32
Description	This parameter holds the register value to be configured for the ADICR register of the DMA channel.
Verification method	The structure member indicates the ADICR register value from the configuration settings kept in the DmaChannelConfig/DmaChannelTransactionSet container. The parameters used, and the method used to derive the values for ADICR register from these parameters are illustrated below:
	Bit 0-2: DmaTcsSourceAddressModificationFactor. This is calculated as follows: 000 - DMA_FACTOR_1 001 - DMA_FACTOR_2 010 - DMA_FACTOR_4 011 - DMA_FACTOR_8 100 - DMA_FACTOR_16 101 - DMA_FACTOR_32 110 - DMA_FACTOR_64 111 - DMA_FACTOR_128
	 Bit 3: DmaTcsSourceAddressMovement. This is calculated as follows: 0 - DMA_DECREASING 1 - DMA_INCREASING Bit 4 -6: DmaTcsDestinationAddressModificationFactor. This is calculated as follows: 000 - DMA_FACTOR_1 001 - DMA_FACTOR_2 010 - DMA_FACTOR_4 011 - DMA_FACTOR_8 100 - DMA_FACTOR_16 101 - DMA_FACTOR_32

32-bit TriCore™ AURIX™ TC3xx microcontroller family





- 110 DMA_FACTOR_64
- 111 DMA_FACTOR_128
- Bit 7: DmaTcsDestinationAddressMovement. This is calculated as follows:
- 0 DMA DECREASING
- 1 DMA_INCREASING
- Bit 8-11: DmaTcsCircularBufferSourceLength. This is calculated as follows:
- 0000 DMA_CIRCULAR_BUFFER_LENGTH_1BYTE
- 0001 DMA_CIRCULAR_BUFFER_LENGTH_2BYTE
- 0010 DMA_CIRCULAR_BUFFER_LENGTH_4BYTE
- 0011 DMA_CIRCULAR_BUFFER_LENGTH_8BYTE
- 0100 DMA_CIRCULAR_BUFFER_LENGTH_16BYTE
- 0101 DMA_CIRCULAR_BUFFER_LENGTH_32BYTE
- 0110 DMA_CIRCULAR_BUFFER_LENGTH_64BYTE
- 0111 DMA_CIRCULAR_BUFFER_LENGTH_128BYTE
- 1000 DMA_CIRCULAR_BUFFER_LENGTH_256BYTE
- 1001 DMA CIRCULAR BUFFER LENGTH 512BYTE
- 1010 DMA_CIRCULAR_BUFFER_LENGTH_1024BYTE
- 1011 DMA_CIRCULAR_BUFFER_LENGTH_2048BYTE
- 1100 DMA_CIRCULAR_BUFFER_LENGTH_4096BYTE
- 1101 DMA_CIRCULAR_BUFFER_LENGTH_8192BYTE
- 1110 DMA_CIRCULAR_BUFFER_LENGTH_16384BYTE
- 1111 DMA_CIRCULAR_BUFFER_LENGTH_32768BYTE
- Bit 12-15: DmaTcsCircularBufferDestinationLength. This is calculated as follows:
- 0000 DMA_CIRCULAR_BUFFER_LENGTH_1BYTE
- 0001 DMA_CIRCULAR_BUFFER_LENGTH_2BYTE
- 0010 DMA_CIRCULAR_BUFFER_LENGTH_4BYTE
- 0011 DMA_CIRCULAR_BUFFER_LENGTH_8BYTE
- 0100 DMA_CIRCULAR_BUFFER_LENGTH_16BYTE
- 0101 DMA_CIRCULAR_BUFFER_LENGTH_32BYTE
- 0110 DMA_CIRCULAR_BUFFER_LENGTH_64BYTE
- 0111 DMA_CIRCULAR_BUFFER_LENGTH_128BYTE
- 1000 DMA_CIRCULAR_BUFFER_LENGTH_256BYTE
- 1001 DMA_CIRCULAR_BUFFER_LENGTH_512BYTE
- 1010 DMA_CIRCULAR_BUFFER_LENGTH_1024BYTE
- 1011 DMA_CIRCULAR_BUFFER_LENGTH_2048BYTE
- 1100 DMA_CIRCULAR_BUFFER_LENGTH_4096BYTE
- 1101 DMA_CIRCULAR_BUFFER_LENGTH_8192BYTE
- 1110 DMA_CIRCULAR_BUFFER_LENGTH_16384BYTE
- 1111 DMA_CIRCULAR_BUFFER_LENGTH_32768BYTE
- Bit 16-19: DmaTcsShadowRegisterConfiguration. This is calculated as follows:
- 0000 DMA_SHADOWING_DISABLED
- 0001 DMA_SOURCE_ADDRESS_BUFFERING_RO
- 0010 DMA_DEST_ADDRESS_BUFFERING_RO
- 0011 Reserved value, not used.
- 0100 Reserved value, not used.
- 0101 DMA_SOURCE_ADDRESS_BUFFERING_RW
- 0110 DMA_DEST_ADDRESS_BUFFERING_RW
- 0111 Reserved value, not used.

32-bit TriCore™ AURIX™ TC3xx microcontroller family





- 1000 DMA_SOURCE_DOUBLE_BUFFERING_SW_SWITCH
- 1001 DMA_SOURCE_DOUBLE_BUFFERING_HW_SW_SWITCH
- 1010 DMA_DEST_DOUBLE_BUFFERING_SW_SWITCH
- 1011 DMA_DEST_DOUBLE_BUFFERING_HW_SW_SWITCH
- 1100 DMA_LINKED_LIST
- 1101 DMA_ACCUMULATED_LINKED_LIST
- 1110 DMA_SAFE_LINKED_LIST
- 1111 DMA_CONDITIONAL_LINKED_LIST
- Bit 20: DmaTcsCircularBufferSourceEnable. This is calculated as follows:
- 0 If 'DmaTcsCircularBufferSourceEnable' is disabled.
- 1 If 'DmaTcsCircularBufferSourceEnable' is enabled.
- Bit 21: DmaTcsCircularBufferDestinationEnable. This is calculated as follows:
- 0 If 'DmaTcsCircularBufferDestinationEnable' is disabled.
- 1 If 'DmaTcsCircularBufferDestinationEnable' is enabled.
- Bit 22: DmaTcsAppendTimeStamp. This is calculated as follows:
- 0 If 'DmaTcsAppendTimeStamp' is disabled.
- 1 If 'DmaTcsAppendTimeStamp' is enabled.
- Bit 23: Reserved, kept as zero.
- Bit 24: DmaTcsInterruptSourceAddressWrap. This is calculated as follows:
- 0 If 'DmaTcsInterruptSourceAddressWrap' is disabled.
- 1 If 'DmaTcsInterruptSourceAddressWrap' is enabled.
- Bit 25: DmaTcsInterruptDestinationAddressWrap. This is calculated as follows:
- 0 If 'DmaTcsInterruptDestinationAddressWrap' is disabled.
- 1 If 'DmaTcsInterruptDestinationAddressWrap' is enabled.
- Bit 26-27: This parameter is set as follows:
- 00 When 'DmaTcsDataTransferInterrupt' is false.
- 10 Unused value.
- 10 When 'DmaTcsDataTransferInterrupt' is true and 'DmaTcsInterruptDataTransfer' = 'DMA_INTERRUPT_AFTER_THRESHOLD' or 'DMA_INTERRUPT_PER_TRANSACTION'
- 11 When 'DmaTcsDataTransferInterrupt' is true and 'DmaTcsInterruptDataTransfer' = 'DMA_INTERRUPT_PER_TRANSFER'
- Bit 28-31: DmaTcsInterruptDataTransferThreshold. The value set for this parameter is directly copied to this register field.

Example(s)	Action	Generated output
	Configure the DMA channel 5, with the following data (in the DmaChannelConfig/DmaChannelTransactionS et container):	0x000c0088U,
	• DmaTcsTransactionLength = 5	
	 DmaTcsShadowRegisterConfiguration = DMA_LINKED_LIST 	
	• DmaNextTcsIndex = 0	
	 DmaTcsSourceAddressModificationFactor = DMA_FACTOR_1 	

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Dma driver

- DmaTcsDestinationAddressModificationFa ctor = DMA_FACTOR_1
- DmaTcsSourceAddressMovement = DMA INCREASING
- DmaTcsDestinationAddressMovement = DMA_INCREASING
- DmaTcsCircularBufferSourceEnable = False
- DmaTcsCircularBufferDestinationEnable = False
- DmaTcsAppendTimeStamp = False
- DmaTcsCircularBufferSourceLength = DMA_CIRCULAR_BUFFER_LENGTH_1BYTE
- DmaTcsCircularBufferDestinationLength = DMA_CIRCULAR_BUFFER_LENGTH_1BYTE
- DmaTcsInterruptDestinationAddressWrap = False
- DmaTcsInterruptSourceAddressWrap = False
- DmaTcsDataTransferInterrupt = False
- DmaTcsInterruptDataTransferThreshold = 0

1.2.4.6 Member: DmaChannelConfig

Table 50 DmaChannelConfig

able 30 Diffactioning		
Name	DmaChannelConfig	
Туре	uint32	
Description	This parameter holds the register value to be configured for the CHCFGR register of the DMA channel.	
Verification method	The structure member indicates the CHCFGR register value from the configuration settings kept in the DmaChannelConfig/DmaChannelTransactionSet container. The value for the CHCFGR is derived from the parameters as follows: • Bit 0-13: The value is directly copied from the parameter DmaTcsTransactionLength. • Bit 16-18: DmaTcsTransferLength 000 - DMA_MOVES_1 001 - DMA_MOVES_2 010 - DMA_MOVES_8 100 - DMA_MOVES_8 100 - DMA_MOVES_16 101 - DMA_MOVES_3 110 - DMA_MOVES_5 111 - DMA_MOVES_9 • Bit 19: DmaTcsTriggerFrequency 0 - If DMA_TRANSACTION_PER_TRIGGER is set as DMA_TRANSFER_PER_TRIGGER	

32-bit TriCore™ AURIX™ TC3xx microcontroller family





- 1 If DMA_TRANSACTION_PER_TRIGGER is set as DMA_TRANSACTION_PER_TRIGGER
- Bit 20: DmaTcsHardwareTrigger
- 0 If DmaTcsHardwareTrigger is set as DMA_HARDWARE_TRIGGER_SINGLE_MODE
- 1 If DmaTcsHardwareTrigger is set as

DMA_HARDWARE_TRIGGER_CONTINUOUS_MODE

• Bit 21-23: DmaTcsMoveLength

000 - DMA_WIDTH_8BITS

001 - DMA_WIDTH_16BITS

010 - DMA_WIDTH_32BITS

011 - DMA_WIDTH_64BITS

100 - DMA_WIDTH_128BITS

101 - DMA_WIDTH_256BITS

110 - Reserved values, not used.

111 - Reserved values, not used.

- Bit 24-26: Unused, kept as zero.
- Bit 27: DmaTcsSwapDataCRCByteOrder
- 0 If DmaTcsSwapDataCRCByteOrder is not set.
- 1 If DmaTcsSwapDataCRCByteOrder is set.
- Bit 28: DmaTcsDaisyChaining
- 0 If DmaTcsDaisyChaining is not set.
- 1 If DmaTcsDaisyChaining is set.

Example(s)	Action	Generated output
	Configure the DMA channel 5, with the following data (in the DmaChannelConfig/DmaChannelTransact onSet container):	0×0000005U
	DmaTcsMoveLength = DMA_WIDTH_8BITS	
	DmaTcsTransferLength = DMA_MOVES_1	
	DmaTcsTriggerFrequency = DMA_TRANSFER_PER_TRIGGER	
	• DmaTcsTransactionLength = 5	
	DmaTcsHardwareTrigger = DMA_NO_HARDWARE_TRIGGER	
	 DmaTcsSwapDataCRCByteOrder = False 	
	 DmaTcsDaisyChaining = False 	
	DmaTcsShadowRegisterConfiguration = DMA_LINKED_LIST	
	DmaNextTcsIndex = 0	

1.2.4.7 Member: DmaShadowAddress

Table 51 DmaShadowAddress

Name	DmaChNumber
Туре	Dma_TransactionCtrlSetType*



Dma driver

Description	This parameter holds the pointer which points either to: • The next Transaction Control Set, if linked list feature is used.		
	The second buffer, if double buffer	feature is used.	
Verification method	The structure member gets generated with the pointer to the next Transaction Control Set (TCS) (if linked list feature is configured) or the second buffer address specified in the 'DmaTcsDoubleBuffer' parameter (if double buffer feature is configured). However, if variable names are used instead of address values, the header file which contains the extern declaration of the variable name should be provided in the dependent parameter 'DmaChannelConfig/DmaChannelTransactionSet/DmaUserHeaderFileWithExternDe clarations'. Note: This parameter would be generated only if the parameter 'DmaChannelConfig/DmaChannelTransactionSet/DmaTcsShadowReg isterConfiguration' is configured as either: 'DMA_LINKED_LIST' or 'DMA_ACCUMULATED_LINKED_LIST' or 'DMA_ACCUMULATED_LINKED_LIST' or 'DMA_SOURCE_DOUBLE_BUFFERING_SW_SWITCH' or 'DMA_SOURCE_DOUBLE_BUFFERING_HW_SW_SWITCH' or 'DMA_DEST_DOUBLE_BUFFERING_SW_SWITCH' or 'DMA_DEST_DOUBLE_BUFFERING_HW_SW_SWITCH', for any of the channels configured in the 'DmaChannelConfig' container.		
Farancia (a)			
Example(s)	Action Configure the max transaction sets for the DMA channels as: • DmaGeneral/DmaMaxTransactio nSetPerChannel = 2	<pre>Generated output (const struct Dma_TransactionCtrlSetType*) &Dm a_kChannel_5_TcsConfigRoot[1]</pre>	
	Configure the number of transaction sets for the DMA channel 5 as: • DmaChannelConfig/DmaChannel NumTransactionSet = 2 Add two TCSes for the DMA channel 5 in the container 'DmaChannelConfig/DmaChannelConfig_5/DmaChannelTransactionSet' Configure the DMA channel 5, with the following data (in the DmaChannelConfig/DmaChannelTransactionSet container), for the TCS 0:		

32-bit TriCore™ AURIX™ TC3xx microcontroller family





- DmaTcsIndex = 0
- DmaTcsShadowRegisterConfigur ation = DMA_LINKED_LIST
- DmaNextTcsIndex = 1

For the DMA channel 5, configure the following data (in the DmaChannelConfig/DmaChannelTra nsactionSet container), for the TCS 1:

- DmaTcsIndex = 1
- DmaTcsShadowRegisterConfigur ation = DMA_SHADOWING_DISABLED

Output is shown for the TCS 0, for the DMA channel.

Configure the DMA channel 6, with the following data (in the DmaChannelConfig/DmaChannelTra nsactionSet container), for the TCS 0:

- DmaTcsShadowRegisterConfigur ation = DMA_SOURCE_DOUBLE_BUFFERI NG_SW_SWITCH
- DmaTcsDoubleBuffer = &DoubleBufferVariable

Provide the header file name, which contains the declaration of the variable specified for the 'DmaTcsDoubleBuffer' parameter

 DmaUserHeaderFileWithExternDe clarations = VariableHeaderFile.h

Configure the DMA channel 7, with the following data (in the DmaChannelConfig/DmaChannelTra nsactionSet container), for the TCS 0:

 DmaTcsShadowRegisterConfigur ation = DMA_SOURCE_DOUBLE_BUFFERI NG_SW_SWITCH

DmaTcsDoubleBuffer =

#include
"VariableHeaderFile2.h"
.
.
static const

"VariableHeaderFile.h"

#include

32-bit TriCore™ AURIX™ TC3xx microcontroller family



Dma driver

&DoubleBufferVariable
Provide the header file name, which contains the declaration of the variable specified for the 'DmaTcsDoubleBuffer' parameter
DmaUserHeaderFileWithExternDecla rations = VariableHeaderFile.h

Configure the DMA channel 8, with the following data (in the DmaChannelConfig/DmaChannelTra nsactionSet container), for the TCS 0:

- DmaTcsShadowRegisterConfigur ation = DMA_DEST_DOUBLE_BUFFERING _SW_SWITCH
- DmaTcsDoubleBuffer = &DoubleBufferVariable2

Provide the header file name, which contains the declaration of the variable specified for the 'DmaTcsDoubleBuffer' parameter DmaUserHeaderFileWithExternDecla rations = VariableHeaderFile2.h


```
Dma TransactionCtrlSetType
Dma kChannel 7 TcsConfigRoot[]=
  /* Dma Channel 7 TCS 0 */
    (const struct
Dma TransactionCtrlSetType*)&Do
ubleBufferVariable,
};
static const
Dma TransactionCtrlSetType
Dma kChannel 8 TcsConfigRoot[]=
  /* Dma Channel 8 TCS 0 */
  {
    (const struct
Dma TransactionCtrlSetType*)Dou
bleBufferVariable2,
  }
};
```

1.2.4.8 Member: DmaChControlStatus

Table 52 DmaChControlStatus

Name	DmaChControlStatus
Туре	uint32
Description	This parameter holds the register value to be configured for the CHCSR register of the DMA channel.
Verification method	The structure member indicates the CHCSR register value from the channel autostart setting kept in the 'DmaChannelConfig/DmaChannelTransactionSet/DmaTcsAutoStartEnable'

32-bit TriCore™ AURIX™ TC3xx microcontroller family





	parameter. The bit 31 is set if the parameter DmaTcsA zero. The bits 0-31 are kept as zero.	utoStartEnable is enabled, else it is kept as
	'DmaChannelConfig/DmaCh	ED_LIST' or or
Example(s)	Action	Generated output
	Enable the autostart feature of the DMA channel 5 as:	0×80000000U
	• DmaTcsAutoStartEnable = True	
	Disable the autostart feature of the DMA channel 5 as:	0×0000000U
	• DmaTcsAutoStartEnable = False	

1.2.5 Function declaration: Dma_ChannelNotificationPtrType

Table 53 Dma_ChannelNotificationPtrType

Name	Dma_ChannelNotificationPtrType	
Туре	Dma_ChannelNotificationPtrType*	
Description	The extern declaration of the user defined notification function which would be invoked for the DMA Channel Interrupt Service Request.	
Verification method	The function configured in 'DmaChannelConfig/DmaChannelNotification' would be populated as a prototype with extern qualifier. Note: This prototype would not be generated if the function is configured as NULL_PTR in 'DmaChannelConfig/DmaChannelNotification'.	
Example(s) Action Generated output		Generated output
	 Configure the DMA channel 0 in 'DmaChannelConfig' container. Configure the notification function as 'Dma_ChannelInterrupt' 	<pre>extern void Dma_ChannelInterrupt(uint8 Channel, uint32 Event);</pre>

1.2.6 Function declaration: Dma_MoveEngineErrorNotificationPtrType

Table 54 Dma_MoveEngineErrorNotificationPtrType

Name	Dma_MoveEngineErrorNotificationPtrType
Туре	Dma_MoveEngineErrorNotificationPtrType*



Dma driver

Description	The extern declaration of the user defined notification function which would be invoked for the DMA Resource Partition Error Interrupt Service Request.	
Verification method	The function configured in 'DmaResourcePartition/DmaMoveEngineErrorNotifRoutine' would be populated as a prototype with extern qualifier.	
	Note: This prototype would not be generated if the function is configured as NULL_PTR in 'DmaResourcePartition/DmaMoveEngineErrorNotifRoutine''	
Example(s)	Action Generated output	
	 Configure the DMA channel 0 in 'DmaChannelConfig' container. Configure the notification function as 'Dma_ErrorInterrupt' in 'DmaResourcePartition/DmaMoveEngine ErrorNotifRoutine'. 	extern void Dma_ErrorInterrupt(uint8 Channel, uint32 Event);

1.3 File: Dma[_<variant>]_PBcfg.h

The generated file contains the extern declaration of the configuration structure for DMA driver. The file is generated in 'inc' folder.

1.3.1 Extern: Dma_Config [_<variant>]

Table 55 Dma_Config [_<variant>]

Name	Dma_Config [_ <variant>]</variant>	Dma_Config [_ <variant>]</variant>		
Туре	Dma_ConfigType	Dma ConfigType		
Description	Extern declaration for the root configuration during initialization.	Extern declaration for the root configuration structure of DMA driver which will be used during initialization.		
Verification method	The generated variable is the extern declaration of the structure is present in Dma[_ <variant>]_PBcfg.h file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the extern variable name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>			
Example(s) Action		Generated output		
	DMA is configured and is variant-aware. Variant name is 'Diesel'	<pre>extern const Dma_ConfigType Dma_Config_Diesel;</pre>		
	DMA is configured and is variant-unaware	<pre>extern const Dma_ConfigType Dma_Config;</pre>		

RESTRICTED

MCAL Configuration Verification Manual for Dma 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Revision history

Revision history

Major changes since the last revision

Date	Version	Description
2020-10-19	4.0	Document Released
2020-10-16	3.1	- Dma driver chapter moved from MC- ISAR_TC3xx_Config_Verification_Manual_CD.pdf to this document. - DMA_DEINIT_API and DMA_SETPATTERN_API macro added.
		 - Dma_kChannel_<x>_TcsConfigRoot structure updated with pattern matching feature.</x>
2019-07-19	3.0	Document is reviewed and released.
2019-07-18	2.1	Updated for the inclusion of the element 'DmaChTrlEnabled' in the Dma_Config structure.
		Updates to DmaSourceAddress, DmaDestinationAddress and DmaShadowAddress for the provision to use the variable names instead of addresses.
2018-02-27	1.10.0_2.0	Removed additional '_' in generated output of Table 52 is removed.
2018-02-26	1.10.0_1.0	Released version after incorporating the review comments.
2018-02-22	1.10.0_0.1	Initial release.

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-10-19 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference Doc_Number

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.