

# AURIX 2G iLLD Overview

IFCN ATV SMD GC SAE MC



# infineon Low Level Drivers – iLLD





- › iLLD come from tests and application used by several teams at infineon ATV
- › Low level drivers for use and demonstration for almost every module
- › All drivers have the same code styling → common look and feel
- › Already tested in pre-silicone with virtual prototyping and in RTL-simulations
- › Each derivate and step (TC3YXV) has its own set of drivers
- › Same driver for the same module of different derivatives

## infineon Low Level Drivers – iLLD cont'd

- › No dependency between the peripheral drivers
- › The iLLD coding guidelines allow layering of drivers for multi-dimensional system scenarios
- › Compiler versions given in release note

# iLLD - Content

- › Driver files
- › Register files
- › Basic interface software
  - E. g. for a HL-PWM
- › Intrinsic to use hardware instructions

 IfxCpu_Intrinsics.h	20.12.2015 03:14	H File	5 KB
 IfxCpu_IntrinsicsDcc.h	20.12.2015 03:14	H File	29 KB
 IfxCpu_IntrinsicsGnuc.h	20.12.2015 03:14	H File	39 KB
 IfxCpu_IntrinsicsTasking.h	20.12.2015 03:14	H File	10 KB

- › Release Notes

# iLLD – Documentation

- › With every revision, a new documentation is generated
- › The documentation is generated automatically via doxygen
- › The documentation is provided with every iLLD-package
- › All drivers are under source control, so every change is recorded
- › Every new low level driver is automatically written in a way that can be documented by doxygen

# iLLD – Documentation

## › Documentation is provided as html-file

iLLD\_TC39x 1.0

- ▼ iLLD\_TC39x
  - ▼ IFX Low Level Drivers
    - Introduction
    - Table Of Contents
    - ▶ General Structure of iLLDs
    - ▶ iLLD APIs
    - ▶ Naming Conventions
    - ▶ Coding rules
    - ▶ Doxygen rules
    - ▶ Files and Configuration
    - ▶ Package versioning
    - ▶ Do's and don't
    - ▶ Modules
    - ▶ Data Structures
    - ▶ Files

### General Structure of iLLDs

We can basically differ between two types of iLLDs:

#### Unifunctional Peripheral Drivers

Unifunctional peripheral drivers are simple modules where the target peripheral is able to carry out one type of functionality.

Example: VADC peripheral for analog-to-digital conversion. Multican for CAN protocol communication, DMA for DMA functionality, etc.

Application Software / High Level Driver / Testcase			User Level	
IfxVadc	IfxCAN	IfxDma		iLLD
VADC	MULTICAN	DMA		

Unifunctional Peripheral Driver

#### Multifunctional Peripheral Drivers

These kind of peripheral drivers are complex to handle, and here the target peripheral can carry out multiple functionalities ("use cases").

Example: AsclIN peripheral can be configured as a common UART, but also as a LIN or even a SPI.

GTM TOM/ATOM can be used as PWM generator, complex waveform generator and any generic timer, etc.

Application Software / High Level Driver / Testcase			User Level	
IfxAsclIN_ Asc	IfxAsclIN_ Lin	IfxAsclIN_ Spi		iLLD
ASCLIN				

Application Software / High Level Driver / Testcase		User Level	
IfxGtm_ Pwm	IfxGtm_ Timer		iLLD
GTM TOM			

# iLLD – Modules

- › Almost every module has an own low level driver (33)
- › Also a minimal set of driver sources can be used,

consisting of:

- CPU driver
- DMA driver
- Ports driver
- SCU driver
- Src driver
- Stm driver


**Always part of the  
SW\_Framework**

- › To add new drivers, copy the driver files to:

- 0\_Src\4\_McHal\<driver>


and 0\_Src\4\_McHal\\_Impl\<driver>\_cfg.\*

and 0\_Src\4\_McHal\\_PinMap\<driver>\_PinMap.\*



# iLLD Examples


- › For almost every driver a demo/example is provided



- › Easy to import → Copy&Paste in the SW\_Framework (only remove printf-instructions)



# iLLD – Driver Setup Flow



- › Interrupt declaration is not in the driver!

# iLLD – Config Structs

- › All configurations for the initialization of the drivers are in structures so they can easily be expanded

```

/** \brief Module configuration structure
 */
typedef struct
{
    SpiIf_Config          base;
    Ifx_QSPI              *qspi;
    boolean               allowSleepMode;
    boolean               pauseOnBaudrateSpikeErrors;
    IfxQspi_PauseRunTransition pauseRunTransition;
    IfxQspi_TxFifoInt      txFifoThreshold;
    IfxQspi_RxFifoInt      rxFifoThreshold;
    IfxQspi_SpiMaster_EnabledInterrupts enabledInterrupts;
    const IfxQspi_SpiMaster_Pins *pins;
    IfxQspi_SpiMaster_DmaConfig dma;
} IfxQspi_SpiMaster_Config;

/**< \brief SPI interface configuration structure */
/**< \brief Pointer to QSPI module registers */
/**< \brief Specifies module sleep mode */
/**< \brief Specifies module pause on baudrate or spike errors */
/**< \brief Specifies module run or pause mode */
/**< \brief Specifies the TXFIFO interrupt threshold */
/**< \brief Specifies the RXFIFO interrupt threshold */
/**< \brief Interrupt enables structure */
/**< \brief structure for QSPI Master pins */
/**< \brief Dma configuration */

```

# iLLD – Driver Setup

- › The configs have dummies for almost every possible config of the module

```
void IfxAsclin_Asc_initModuleConfig(IfxAsclin_Asc_Config *config, Ifx_ASCLIN *asclin)
{
    config->asclin = asclin;

    /* loop back disabled */
    config->loopBack = FALSE; /* no loop back*/

    /* Default values for baudrate */
    config->clockSource      = IfxAsclin_ClockSource_kernelClock; /* kernel clock, fclk*/
    config->baudrate.prescaler = 1; /* default prescaler*/
    config->baudrate.baudrate  = 115200; /* default baudrate (the fractional divid.*/
    config->baudrate.oversampling = IfxAsclin_OversamplingFactor_4; /* default oversampling factor*/

    /* Default Values for Bit Timings */
    config->bitTiming.medianFilter = IfxAsclin_SamplesPerBit_one; /* one sample per bit*/
    config->bitTiming.samplePointPosition = IfxAsclin_SamplePointPosition_3; /* sample point position at 3*/
    /* Default Values for Frame Control */
    config->frame.idleDelay = IfxAsclin_IdleDelay_0; /* no idle delay*/
    config->frame.stopBit = IfxAsclin_StopBit_1; /* one stop bit*/
    config->frame.frameMode = IfxAsclin_FrameMode_asc; /* ASC mode*/
    config->frame.shiftDir = IfxAsclin_ShiftDirection_lsbFirst; /* shift direction LSB first*/
    config->frame.parityBit = FALSE; /* disable parity*/
    config->frame.parityType = IfxAsclin_ParityType_even; /* even parity (if parity enabled)*/
    config->frame.dataLength = IfxAsclin_DataLength_8; /* number of bits per transfer 8*/

    /* Default Values for Fifo Control */
    config->fifo.inWidth = IfxAsclin_TxFifoInletWidth_1; /* 8-bit wide write*/
    config->fifo.outWidth = IfxAsclin_RxFifoOutletWidth_1; /* 8-bit wide read*/
    config->fifo.tx FifoInterruptLevel = IfxAsclin_TxFifoInterruptLevel_15;
    config->fifo.rx FifoInterruptLevel = IfxAsclin_RxFifoInterruptLevel_1;
    config->fifo.buffMode = IfxAsclin_ReceiveBufferMode_rx Fifo; /* Rx FIFO*/

    /* Default Values for Interrupt Config */
    config->interrupt.rxPriority = 0; /* receive interrupt priority 0*/
    config->interrupt.txPriority = 0; /* transmit interrupt priority 0*/
    config->interrupt.erPriority = 0; /* error interrupt priority 0*/
}
```

# iLLD – DemoCode Example

## › DMA-Linked List

```
void IfxDmaLinkedListDemo_init(void)
{
    uint32 i;

    /* create module config */
    IfxDma_Dma_Config dmaConfig;
    IfxDma_Dma_initModuleConfig(&dmaConfig, &MODULE_DMA);

    /* initialize module */
    IfxDma_Dma dma;
    IfxDma_Dma_initModule(&dma, &dmaConfig);

    /* initial channel configuration */
    IfxDma_Dma_ChannelConfig cfg;
    IfxDma_Dma_initChannelConfig(&cfg, &dma);

    /* following settings are used by all transactions */
    cfg.transferCount = NUM_TRANSFERED_WORDS;
    cfg.requestMode = IfxDma_ChannelRequestMode_completeTransactionPerRequest;
    cfg.moveSize = IfxDma_ChannelMoveSize_32bit;
    cfg.shadowControl = IfxDma_ChannelShadow_LinkedList;

    /* generate linked list items */
    for (i = 0; i < NUM_LINKED_LIST_ITEMS; ++i)
    {
        cfg.sourceAddress =
            IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), g_DmaLinkedList.dmaBuffer.source[i]);
        cfg.destinationAddress =
            IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), g_DmaLinkedList.dmaBuffer.destination[i]);

        /* address to next transaction set */
        cfg.shadowAddress =
            IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), (uint32)&g_DmaLinkedList.drivers.linkedList[(i + 1) % NUM_LINKED_LIST_ITEMS]);

        /* transfer first transaction set into DMA channel */
        if (i == 0)
        {
            IfxDma_Dma_initChannel(&g_DmaLinkedList.drivers.chn, &cfg);
        }

        /* transfer into linked list storage */
        IfxDma_Dma_initLinkedListEntry((void *)&g_DmaLinkedList.drivers.linkedList[i], &cfg);

        if (i == 0)
        {
            /* - trigger channel interrupt once the first transaction set has been loaded (again) into DMA channel */
            g_DmaLinkedList.drivers.linkedList[i].CHCSR.B.SIT = 1;
        }
        else
        {
            /* - activate SCH (transaction request) for each entry, expect for the first one (linked list terminated here) */
            g_DmaLinkedList.drivers.linkedList[i].CHCSR.B.SCH = 1;
        }
    }
}
```

› The demo code **doesn't** show the full functionality

# iLLD – Best Way Of Implementation

- › Create an handler for every module/HW-instance
- › Don't execute the handler/driver in parallel on different CPUs
- › Take care that all iLLD-files are from the same release

# iLLD – General Information

- › Coding guidelines for the iLLD are also included as c-files
- › For modules that can be connected directly to the input and output ports, there are map-files included that declare the possible connections (Ifx<module>\_PinMap.c and .h)
  - Implemented always for the biggest package of the derivate



Part of your life. Part of tomorrow.

