# AURIX 2G iLLD Overview

IFCN ATV SMD GC SAE MC





#### infineon Low Level Drivers - iLLD

- iLLD come from tests and application used by several teams at infineon ATV
- Low level drivers for use and demonstration for almost every module
- All drivers have the same code styling -> common look and feel
- Already tested in pre-silicone with virtual prototyping and in RTL-simulations
- Each derivate and step (TC3YXV) has its own set of drivers
- Same driver for the same module of different derivates



### infineon Low Level Drivers - iLLD cont'd

- No dependency between the peripheral drivers
- The iLLD coding guidelines allow layering of drivers for multidimensional system scenarios
- Compiler versions given in release note



### iLLD - Content

- Driver files
- Register files
- Basic interface software
  - E. g. for a HL-PWM
- Intrinsics to use hardware instructions

IfxCpu_Intrinsics.h	20.12.2015 03:14	H File	5 KB
IfxCpu_IntrinsicsDcc.h	20.12.2015 03:14	H File	29 KB
IfxCpu_IntrinsicsGnuc.h	20.12.2015 03:14	H File	39 KB
ffxCpu_IntrinsicsTasking.h	20.12.2015 03:14	H File	10 KB

Release Notes




#### iLLD - Documentation

- With every revision, a new documentation is generated
- The documentation is generated automatically via doxygen
- The documentation is provided with every iLLD-package
- All drivers are under source control, so every change is recorded
- Every new low level driver is automatically written in a way that can be documented by doxygen



#### iLLD - Documentation

Documentation is provided as html-file





#### iLLD - Modules

- Almost every module has an own low level driver (33)
- Also a minimal set of driver sources can be used, consisting of:
  - CPU driver
  - DMA driver
  - Ports driver
  - SCU driver
  - Src driver
  - Stm driver

### Always part of the SW\_Framework

- To add new drivers, copy the driver files to:
  - 0\_Src\4\_McHal\<driver> and 0\_Src\4\_McHal\\_Impl\<driver>\_cfg.\* and 0\_Src\4\_McHal\\_PinMap\<driver>\_PinMap.\*





### iLLD Examples


For almost every driver a demo/example is provided



Easy to import → Copy&Paste in the SW\_Framework (only remove printf-instructions)



### iLLD - Driver Setup Flow



Interrupt declaration is not in the driver!



### iLLD - Config Structs

 All configurations for the initialization of the drivers are in structures so they can easily be expanded

```
/** \brief Module configuration structure
typedef struct
    SpiIf Config
                                        base;
                                                                         /**< \brief SPI interface configuration structure */</pre>
   Ifx QSPI
                                       *qspi;
                                                                         /**< \brief Pointer to QSPI module registers */
                                                                         /**< \brief Specifies module sleep mode */
   boolean
                                        allowSleepMode;
    boolean
                                                                         /**< \brief Specifies module pause on baudrate or spike errors */
                                        pauseOnBaudrateSpikeErrors;
    IfxQspi PauseRunTransition
                                        pauseRunTransition;
                                                                         /**< \brief Specifies module run or pause mode */
                                        txFifoThreshold;
                                                                         /**< \brief Specifies the TXFIFO interrupt threshold */
    IfxQspi TxFifoInt
                                        rxFifoThreshold;
                                                                         /**< \brief Specifies the RXFIFO interrupt threshold */
   IfxQspi RxFifoInt
    IfxQspi SpiMaster EnabledInterrupts enabledInterrupts;
                                                                         /**< \brief Interrupt enables structure */
    const IfxQspi SpiMaster Pins
                                       *pins;
                                                                         /**< \brief structure for QSPI Master pins */
                                                                         /**< \brief Dma configuration */
    IfxQspi SpiMaster DmaConfig
                                        dma;
} IfxQspi SpiMaster Config;
```



### iLLD - Driver Setup

 The configs have dummys for almost every possible config of the module

```
void IfxAsclin Asc initModuleConfig(IfxAsclin Asc Config *config, Ifx ASCLIN *asclin)
    config->asclin = asclin;
    /* loop back disabled */
    config->loopBack = FALSE;
                                                                                /* no loop back*/
    /* Default values for baudrate */
    config->clockSource
                                                                                /* kernel clock, fclc*/
                                  = IfxAsclin ClockSource kernelClock;
    config->baudrate.prescaler = 1;
                                                                                /* default prescaler*/
    config->baudrate.baudrate
                                  = 115200;
                                                                                /* default baudrate (the fractional divid:
                                                                                /* default oversampling factor*/
    config->baudrate.oversampling = IfxAsclin_OversamplingFactor_4;
    /* Default Values for Bit Timings */
    config->bitTiming.medianFilter
                                          = IfxAsclin SamplesPerBit one;
                                                                                /* one sample per bit*/
    config->bitTiming.samplePointPosition = IfxAsclin SamplePointPosition 3;
                                                                                /* sample point position at 3*/
    /* Default Values for Frame Control */
    config->frame.idleDelay
                                          = IfxAsclin IdleDelay 0;
                                                                                /* no idle delay*/
    config->frame.stopBit
                                          = IfxAsclin StopBit 1;
                                                                                /* one stop bit*/
    config->frame.frameMode
                                          = IfxAsclin FrameMode asc;
                                                                                /* ASC mode*/
    config->frame.shiftDir
                                          = IfxAsclin ShiftDirection lsbFirst; /* shift diection LSB first*/
    config->frame.parityBit
                                                                                /* disable paritv*/
    config->frame.parityType
                                          = IfxAsclin ParityType even;
                                                                                /* even parity (if parity enabled) */
                                                                                /* number of bits per transfer 8*/
    config->frame.dataLength
                                          = IfxAsclin DataLength 8;
    /* Default Values for Fifo Control */
                                                                                /* 8-bit wide write*/
    config->fifo.inWidth
                                      = IfxAsclin TxFifoInletWidth 1;
                                                                                /* 8-bit wide read*/
                                      = IfxAsclin RxFifoOutletWidth 1;
    config->fifo.outWidth
    config->fifo.txFifoInterruptLevel = IfxAsclin TxFifoInterruptLevel 15;
    config->fifo.rxFifoInterruptLevel = IfxAsclin RxFifoInterruptLevel 1;
    config->fifo.buffMode
                                      = IfxAsclin ReceiveBufferMode rxFifo;
                                                                                /* RxFIFO*/
    /* Default Values for Interrupt Config */
    config->interrupt.rxPriority
                                                                                /* receive interrupt priority 0*/
    config->interrupt.txPriority
                                                                                /* transmit interrupt priority 0*/
    config->interrupt.erPriority
                                                                                /* error interrupt priority 0*/
```



### iLLD - DemoCode Example

#### DMA-Linked List

```
void IfxDmaLinkedListDemo_init(void)
   /* create module config*/
                            dmaConfig;
   IfxDma Dma Config
   IfxDma_Dma_initModuleConfig(&dmaConfig, &MODULE_DMA);
   /* initialize module */
   IfxDma Dma
                            dma;
   IfxDma Dma initModule(&dma, &dmaConfig);
   /* initial channel configuration */
   IfxDma Dma ChannelConfig cfg;
   IfxDma_Dma_initChannelConfig(&cfg, &dma);
   /* following settings are used by all transactions */
   cfg.transferCount = NUM TRANSFERED WORDS;
   cfg.requestMode = IfxDma_ChannelRequestMode_completeTransactionPerRequest;
   cfg.moveSize = IfxDma ChannelMoveSize 32bit;
   cfg.shadowControl = IfxDma_ChannelShadow_linkedList;
   /* generate linked list items */
   for (i = 0; i < NUM_LINKED_LIST_ITEMS; ++i)
       cfg.sourceAddress
           IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), g_DmaLinkedList.dmaBuffer.source[i]);
       cfg.destinationAddress =
           IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), g_DmaLinkedList.dmaBuffer.destination[i]);
        /* address to next transaction set */
           IFXCPU GLB ADDR DSPR(IfxCpu getCoreId(), (uint32)&g DmaLinkedList.drivers.linkedList[(i + 1) % NUM LINKED LIST ITEMS]);
        /* transfer first transaction set into DMA channel */
        if (i == 0)
           IfxDma_Dma_initChannel(&g_DmaLinkedList.drivers.chn, &cfg);
        /* transfer into linked list storage */
        IfxDma_Dma_initLinkedListEntry((void *)&g_DmaLinkedList.drivers.linkedList[i], &cfg);
        if (i == 0)
           /* - trigger channel interrupt once the first transaction set has been loaded (again) into DMA channel */
           g_DmaLinkedList.drivers.linkedList[i].CHCSR.B.SIT = 1;
       élse
            /* - activate SCH (transaction request) for each entry, expect for the first one (linked list terminated here) */
           g_DmaLinkedList.drivers.linkedList[i].CHCSR.B.SCH = 1;
```

The demo code **doesn't** show the full functionality



## iLLD - Best Way Of Implementation

- Create an handler for every module/HW-instance
- Don't execute the handler/driver in parallel on different CPUs
- Take care that all iLLD-files are from the same release



#### iLLD - General Information

- Coding guidelines for the iLLD are also included as c-files
- For modules that can be connected directly to the input and output ports, there are map-files included that declare the possible connections (Ifx<module>\_PinMap.c and .h)
  - Implemented always for the biggest package of the derivate



Part of your life. Part of tomorrow.

