

SMPS MOSFET

PD- 93805B IRFB31N20D IRFS31N20D IRFSL31N20D

HEXFET® Power MOSFET


Applications

• High frequency DC-DC converters

V _{DSS}	R _{DS(on)} max	I _D
200V	0.082Ω	31A

Benefits

- Low Gate-to-Drain Charge to Reduce Switching Losses
- Fully Characterized Capacitance Including Effective C_{OSS} to Simplify Design, (See App. Note AN1001)
- Fully Characterized Avalanche Voltage and Current



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	31	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	21	A
I _{DM}	Pulsed Drain Current ①	124	
P _D @T _A = 25°C	Power Dissipation ⑦	3.1	W
P _D @T _C = 25°C	Power Dissipation	200	
	Linear Derating Factor	1.3	W/°C
V_{GS}	Gate-to-Source Voltage	± 30	V
dv/dt	Peak Diode Recovery dv/dt 3	2.1	V/ns
T_J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torqe, 6-32 or M3 screw®	10 lbf•in (1.1N•m)	

Typical SMPS Topologies

• Telecom 48V Input Forward Converters

International

TOR Rectifier

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	200			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.25		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance			0.082	Ω	V _{GS} = 10V, I _D = 18A ④
V _{GS(th)}	Gate Threshold Voltage	3.0		5.5	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
I _{DSS}	Drain-to-Source Leakage Current			25	μA	$V_{DS} = 200V, V_{GS} = 0V$
				250	μΛ	$V_{DS} = 160V, V_{GS} = 0V, T_{J} = 150^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 30V
	Gate-to-Source Reverse Leakage			-100	IIA I	V _{GS} = -30V

Dynamic @ T₁ = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
9 _{fs}	Forward Transconductance	17			S	$V_{DS} = 50V, I_{D} = 18A$
Qg	Total Gate Charge		70	110		I _D = 18A
Q _{gs}	Gate-to-Source Charge		18	27	nC	$V_{DS} = 160V$
Q _{gd}	Gate-to-Drain ("Miller") Charge		33	49	Ī	V _{GS} = 10V, ⊕
t _{d(on)}	Turn-On Delay Time		16			V _{DD} = 100V
t _r	Rise Time		38		ns	I _D = 18A
t _{d(off)}	Turn-Off Delay Time		26		1.0	$R_G = 2.5\Omega$
t _f	Fall Time		10			$R_D = 5.4\Omega$ ④
C _{iss}	Input Capacitance		2370			$V_{GS} = 0V$
Coss	Output Capacitance		390			$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		78		pF	f = 1.0MHz
Coss	Output Capacitance		2860			$V_{GS} = 0V$, $V_{DS} = 1.0V$, $f = 1.0MHz$
Coss	Output Capacitance		150			$V_{GS} = 0V$, $V_{DS} = 160V$, $f = 1.0MHz$
Coss eff.	Effective Output Capacitance		170			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 160V $

Avalanche Characteristics

	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy@		420	mJ
I _{AR}	Avalanche Current①		18	Α
E _{AR}	Repetitive Avalanche Energy①		20	mJ

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		0.75	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface ®	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient®		62	
$R_{\theta JA}$	Junction-to-Ambient®		40	

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions						
Is	Continuous Source Current			21		MOSFET symbol						
	(Body Diode)		31		A	showing the						
I _{SM}	Pulsed Source Current			404	404	101	104	104	101	104		integral reverse
	(Body Diode) ①	124	24	p-n junction diode.								
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 18A$, $V_{GS} = 0V$ ④						
t _{rr}	Reverse Recovery Time		200	300	ns	$T_J = 25$ °C, $I_F = 18A$						
Q _{rr}	Reverse RecoveryCharge		1.7	2.6	μC	di/dt = 100A/µs ④						
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)										

International TOR Rectifier

IRFB/IRFS/IRFSL31N20D




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

International
Rectifier




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

International TOR Rectifier

IRFB/IRFS/IRFSL31N20D




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

International

TOR Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit







Fig 14. For N-channel HEXFET® Power MOSFETs

International TOR Rectifier

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)




- NOTES:
- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M. 1982.
- 2 CONTROLLING DIMENSION: INCH

- 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
- 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010


WITH ASSEMBLY LOT CODE 9B1M




International TOR Rectifier

IRFB/IRFS/IRFSL31N20D

D²Pak Package Outline




D²Pak Part Marking Information




International

TOR Rectifier

TO-262 Package Outline





NOTES:

- 1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4. HEATSINK & LEAD DIMENSIONS DO NOT INCLUDE BURRS.


TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L


LOT CODE 1789


ASSEMBLED ON WW 19, 1997

IN THE ASSEMBLY LINE "C"



D²Pak Tape & Reel Information





Notes:

- Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25$ °C, L = 3.8mH $R_G = 25\Omega$, $I_{AS} = 18$ A.
- ③ $I_{SD} \le 18A$, $di/dt \le 110A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_1 \le 175^{\circ}C$
- $\ \, \mbox{\it \textcircled{4}} \, \, \mbox{\it Pulse} \, \, \mbox{\it width} \leq 300 \mu \mbox{\it ps}; \, \mbox{\it duty} \, \, \mbox{\it cycle} \leq 2 \%.$
- $^{\circ}$ C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}
- © This is only applied to TO-220AB package
- This is applied to D²Pak, when mounted on 1" square PCB (FR-4 or G-10 Material).
 For recommended footprint and soldering techniques refer to application note #AN-994.



WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 252-7105 IR GREAT BRITAIN: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020 IR CANADA: 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200 IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR JAPAN: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086
IR SOUTHEAST ASIA: 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 838 4630
IR TAIWAN:16 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673, Taiwan Tel: 886-2-2377-9936

Data and specifications subject to change without notice. 2/2000

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/