

**Power Smart Control, S.L.**

C/ Avenida Gregorio Peces Barba, 1

28918 Leganés, Madrid, Spain

**Tel** 601 317 306

[info@powersmartcontrol.com](mailto:info@powersmartcontrol.com)

www.powersmartcontrol.com


**Norvento HIL emulator**

**User Manual**

Author: Jorge Rodríguez de Frutos

Revision: Antonio Lázaro Blanco

Leganés, 03/12/2018



General Index:

[Figure index: 5](#_Toc531776649)

[Table index: 7](#_Toc531776650)

[Introduction 8](#_Toc531776651)

[1.1 Objectives 8](#_Toc531776652)

[2 Scope 8](#_Toc531776653)

[3 Mathematical Models 9](#_Toc531776654)

[3.1 Blocks equations 9](#_Toc531776655)

[3.1.1 Grid 9](#_Toc531776656)

[3.1.2 LCL filter 10](#_Toc531776657)

[3.1.3 Circuit Breakers 11](#_Toc531776658)

[3.1.4 Grid Inverter and generator inverter 12](#_Toc531776659)

[3.1.5 DC Bus and Chopper 14](#_Toc531776660)

[3.1.6 PMSM 15](#_Toc531776661)

[3.2 PSIM blocks 17](#_Toc531776662)

[3.2.1 Grid 18](#_Toc531776663)

[3.2.2 LCL filter 18](#_Toc531776664)

[3.2.3 Circuit Breakers 19](#_Toc531776665)

[3.2.4 Grid Inverter 19](#_Toc531776666)

[3.2.5 DC Bus and Chopper 20](#_Toc531776667)

[3.2.6 Generator Inverter 20](#_Toc531776668)

[3.2.7 PMSM 21](#_Toc531776669)

[3.3 PSIM template for simulation of the complete B2B system blocks 24](#_Toc531776670)

[4 Vivado HLS Models 28](#_Toc531776671)

[4.1 General concepts 28](#_Toc531776672)

[4.1.1 Data type, Clocking and time step 28](#_Toc531776673)

[4.1.2 Data flow and interfacing ports 29](#_Toc531776674)

[4.2 Description of the main blocks 31](#_Toc531776675)

[4.2.1 Grid 31](#_Toc531776676)

[4.2.2 LCL filter 31](#_Toc531776677)

[4.2.3 Circuit Breakers 32](#_Toc531776678)

[4.2.4 Grid and PMSM Inverter 32](#_Toc531776679)

[4.2.5 DC Bus and Chopper 32](#_Toc531776680)

[4.2.6 PMSM 33](#_Toc531776681)

[4.3 Source Code Release 33](#_Toc531776682)

[5 Vivado Project 34](#_Toc531776683)

[5.1 IP integrator overview 34](#_Toc531776684)

[5.2 IC drivers IPs and conversion IPs 38](#_Toc531776685)

[5.3 User Console communications IPs 38](#_Toc531776686)

[5.4 Start IP 39](#_Toc531776687)

[5.5 PWM signals 40](#_Toc531776688)

[6 SDK and User Console 41](#_Toc531776689)

[6.1 General concepts 41](#_Toc531776690)

[6.1.1 Parameter list and parameter format 43](#_Toc531776691)

[6.1.2 Communication description 43](#_Toc531776692)

[6.2 SDK communication protocol 44](#_Toc531776693)

[6.3 Qt communications protocol 45](#_Toc531776694)

[6.4 Source Code Release 46](#_Toc531776695)

[7 RTS Carrier Board 48](#_Toc531776696)

[7.1 General overview and description of the main blocks 48](#_Toc531776697)

[7.2 NTC sensors emulation 51](#_Toc531776698)

[7.3 Grounding 52](#_Toc531776699)

[7.4 Lay-out and signal integrity 53](#_Toc531776700)

[7.5 PSC Carrier Boar Project release 53](#_Toc531776701)

[7.6 Current amplifiers and DAC chain 53](#_Toc531776702)

[8 Annex A: rebuild Vivado project: 56](#_Toc531776703)

[8.1 Introduction 56](#_Toc531776704)

[8.2 Path assignments 56](#_Toc531776705)

[8.3 Vivado HLS 56](#_Toc531776706)

[8.4 Vivado 57](#_Toc531776707)

[8.5 SDK 57](#_Toc531776708)

[8.6 Notes 59](#_Toc531776709)

[9 Annex B: Current driver in depth analysis: 60](#_Toc531776710)

[9.1 General concepts 60](#_Toc531776711)

[9.2 G\_input (s) calculation 61](#_Toc531776712)

[9.3 G\_LMH6321(s) calculation 62](#_Toc531776713)

[9.4 G\_AD8130(s) calculation 64](#_Toc531776714)

[9.5 Closed loop analysis 65](#_Toc531776715)

[9.6 LTSpice comparison 67](#_Toc531776716)

# Figure index:

Figure 3. 1: Grid equivalent circuit 10

Figure 3. 2: LCL filter circuit 10

Figure 3. 3: LCL filter circuit 12

Figure 3. 4: PMSM power interface 12

Figure 3. 5: Three phase inverter equivalent circuit 13

Figure 3. 6: DC bus equivalent circuit 14

Figure 3. 7: Lack of accuracy in DC bus voltage 15

Figure 3. 8: PMSM whole circuit 16

Figure 3. 9: LCL filter model with ideal grid 18

Figure 3. 10: LCL filter C code 18

Figure 3. 11: Grid circuit breaker C code 19

Figure 3. 12: PMSM circuit breaker C code 19

Figure 3. 13: Grid inverter C code 20

Figure 3. 14: DC bus and chopper C code 20

Figure 3. 15: Generator three phase inverter C code 21

Figure 3. 16: Sine and cosine calculator C code 22

Figure 3. 17: abc to dq transformation C code 22

Figure 3. 18: dq to abc transformation C code 22

Figure 3. 19: Integrator C code 23

Figure 3. 20: Derivation C code 23

Figure 3. 21: PMSM\_2 function C code 23

Figure 3. 22: PMSM top function C code 24

Figure 3. 23: PMSM function hierarchy 24

Figure 3. 24: Psim whole system 26

Figure 3. 25: simulation of DC bus preload from PMSM side in Psim 27

[Figure 4. 1: HLS IPs dataflow and interfacing 30](#_Toc531776742)

[Figure 4. 2: Grid HLS code 31](#_Toc531776743)

[Figure 4. 3: Variable grid amplitude 31](#_Toc531776744)

[Figure 4. 4: LCL HLS C code 32](#_Toc531776745)

[Figure 4. 5: LCL inductor current filtering action 32](#_Toc531776746)

[Figure 4. 6: Circuit breaker HLS C code 32](#_Toc531776747)

[Figure 4. 7: DC bus HLS C code 33](#_Toc531776748)

[Figure 5. 1: AXI IP 34](#_Toc531776749)

[Figure 5. 2: HLS IP 35](#_Toc531776750)

[Figure 5. 3: VHDL IP 35](#_Toc531776751)

[Figure 5. 4: Vivado IP integrator view 36](#_Toc531776752)

[Figure 5. 5: Bidirectional AXI IP 39](#_Toc531776753)

[Figure 6. 1: User console tabs 42](#_Toc531776754)

[Figure 6. 2: User console 43](#_Toc531776755)

[Figure 6. 3: user console terminal window 44](#_Toc531776756)

[Figure 6. 4: SDK communication protocol 44](#_Toc531776757)

[Figure 6. 5: QT default parameter values 45](#_Toc531776758)

[Figure 6. 6: QT engineering prefixes. 45](#_Toc531776759)

[Figure 6. 7: Qt serial communication 46](#_Toc531776760)

[Figure 6. 8: Qt communicating protocol 47](#_Toc531776761)

[Figure 7. 1: PWM signal driver 48](#_Toc531776762)

[Figure 7. 2: MicroZED connectors and signal naming 49](#_Toc531776763)

[Figure 7. 3: Fan speed circuit 49](#_Toc531776764)

[Figure 7. 4: Digital inputs and multiplexing 50](#_Toc531776765)

[Figure 7. 5: Digital outputs circuit 50](#_Toc531776766)

[Figure 7. 6: PSC carrier board main blocks 51](#_Toc531776767)

[Figure 7. 7: Digital potentiometer schematics 52](#_Toc531776768)

[Figure 7. 8: PSC carrier card ground plane 53](#_Toc531776769)

[Figure 7. 9: Current amplifier 54](#_Toc531776770)

[Figure 8. 1: HLS IP folder 56](#_Toc531776771)

[Figure 8. 2: Run a script from Vivado 57](#_Toc531776772)

[Figure 8. 3: Create an SDK empty project 57](#_Toc531776773)

[Figure 8. 4: Create a SDK FSBL 58](#_Toc531776774)

[Figure 8. 5: Create the boot.ini file in SDK 58](#_Toc531776775)

[Figure 8. 6: MicroZED jumper configuration to boot from uSD card 59](#_Toc531776776)

[Figure 9. 1: Current driver circuit 61](#_Toc531776795)

[Figure 9. 2 Current driver circuit main blocks 61](#_Toc531776796)

[Figure 9. 3: Input voltage divider and filter 62](#_Toc531776797)

[Figure 9. 4: Bode plot of G\_input (s). Module 62](#_Toc531776798)

[Figure 9. 5: Bode plot of G\_input (s). Phase 63](#_Toc531776799)

[Figure 9. 6: Current buffer circuit 63](#_Toc531776800)

[Figure 9. 7: Bode plot of G\_ LMH6321 (s). Module 64](#_Toc531776801)

[Figure 9. 8: Bode plot of G\_ LMH6321 (s). Phase 64](#_Toc531776802)

[Figure 9. 9: Differential amplifier and feedback signal 65](#_Toc531776803)

[Figure 9. 10: Bode plot of G\_ L AD8130 (s). Module 66](#_Toc531776804)

[Figure 9. 11: Bode plot of G\_ L AD8130 (s). Phase 66](#_Toc531776805)

[Figure 9. 12: Current driver block design 67](#_Toc531776806)

[Figure 9. 13: Bode plot of G\_ closed\_loop (s). Module 67](#_Toc531776807)

[Figure 9. 14: Bode plot of G\_ closed\_loop (s). Phase 68](#_Toc531776808)

[Figure 9. 15: LTSpice time domain schematic 69](#_Toc531776809)

[Figure 9. 16: LTSpice time domain simulation 69](#_Toc531776810)

[Figure 9. 17: LTSpice frequency domain schematic 70](#_Toc531776811)

[Figure 9. 18: LTSpice frequency domain closed loop simulation 70](#_Toc531776812)

# Table index:

[Table 4. 1: HIL HLS models list 27](#_Toc531691951)

[Table 4. 2: Clock and time step per HLS IP 28](#_Toc531691952)

[Table 5. 1: Full list of custom IPs used in Vivado 37](#_Toc531691953)

# 

[Table 7. 1: Available voltages 48](#_Toc531776813)

# Introduction

## Objectives

A Hardware in the loop (HIL) emulator system has been designed in order to emulate the analog response of a wind power plant. So the HIL system will emulate and provide every signal required by Norvento Control Card.

In order to fulfil these objectives, it has been necessary to develop the following models:

1. Three phase Grid.
2. Three phase inverter bridge.
3. Three phase LCL filter.
4. Dc bus dynamic.
5. Permanent Magnet Synchronous Machine (PMSM).

As mentioned in the specification (document D0044-TET-0006 – Especificación de componentes electrónicos: Tarjeta simuladora), absolute accuracy in the plant behaviour is not required and the following details are out of scope:

1. Transitory response.
2. Harmonics.
3. Grid codes

# Scope

This system has been design to allow:

1. The validation of the SW versions before using them in the real system.
2. Validate Norvento Control Card hardware.
3. Allow the improvement of all programs related with the control of the system.

All the system has been developed for Avnet MicroZED card with Xilinx 7X030 SoC.

# Mathematical Models

To create a HIL system, several models has been done to emulate the behaviour of real analog components. In this chapter, those models and its algorithms has been covered.

## Blocks equations

All the mathematical expressions of the models are based on the trapezoidal integration rule where the following assumption can be made: [3.1] and [3.2].

|  |  |
| --- | --- |
|  | [3.1] |
|  | [3.2] |

### Grid

The grid model is divided into two different parts:

1. The ideal grid model:

The ideal behaviour of the grid is achieved by sweeping a 500 points vector which contains a unitary full sine-wave period with three different indexes, one per phase. Each phase follows this equation: [3.3], [3.4] and [3.5].

|  |  |
| --- | --- |
|  | [3.3] |
|  | [3.4] |
|  | [3.5] |

To get the correct amplitude, the unitary vector is multiplied by several constants (ampl\_a, ampl\_b and ampl\_c).

1. The grid rL impedance

To generate the grid impedance effect, its impedance (rL) has been added to the LCL filter, specifically to grid side of the LCL filter.

To obtained the voltage of the whole grid (the ideal one with the rL effect), the following math has been included for phase ‘a’: [3.6].

|  |  |
| --- | --- |
|  | [3.6] |

Note that phases ‘b’ and ‘c’ expressions are completely equivalent.

Figure 3. 1 shows the grid equivalent circuit with the impedance effect included.




Figure 3. 1: Grid equivalent circuit

### LCL filter

Three phase LCL filter is composed by six inductors with its parasitic resistor with three capacitors with its damping resistor. This filter follows this schematics of Figure 3. 2.




Figure 3. 2: LCL filter circuit

As the state-variables are current thought the inductors and voltage across capacitors, the following expression has been made: equations [3.7] to [3.13].

|  |  |
| --- | --- |
|  | [3.7] |
|  | [3.8] |
|  | [3.9] |
|  | [3.10] |
|  | [3.11] |
|  | [3.12] |
|  | [3.13] |

Notes:

1. All voltages are ground referred.
2. The positive current sense is flowing into the grid.
3. New values are made by the actual increment applied to the [k-1] currents or voltages.
4. To include the grid impedance effect, the following values has been retyped as: [3.14] and [3.15].

|  |  |
| --- | --- |
|  | [3.14] |
|  | [3.15] |

1. If LL filter flag is enabled, L1 and the capacitors branch are removed and rL2 includes rL1 effects plus rL\_grid effects: equations [3.16] to [3.19].

|  |  |
| --- | --- |
|  | [3.16] |
|  | [3.17] |
|  | [3.18] |
|  | [3.19] |

### Circuit Breakers

Circuit breakers due to convergence problems have been not modelled as switches, they have been modelled as 10000 ohm resistors.

No extra resistors have been included because circuit breakers affect to the parasitic resistor of other components. For example, the grid circuit breaker follows equation [3.20] logic.

|  |  |
| --- | --- |
|  | [3.20] |




Figure 3. 3: LCL filter circuit

As it is denoted in Figure 3. 3, an extra resistor has not been included, the value of r2 has been changed instead.

The PMSM side circuit breakers has been done in the very same way. They alter the PMSM equivalent resistors: Rs. See Figure 3. 4.




Figure 3. 4: PMSM power interface

Where:

|  |  |
| --- | --- |
|  | [3.21] |

### Grid Inverter and generator inverter

Three phase MOSFETs inverter bridges have been modelled as a collection of ideal switches with its antiparallel diodes being its equivalent circuit the one showed in Figure 3. 5.




Figure 3. 5: Three phase inverter equivalent circuit

This model is in charge of the following actions:

1. Stablish the intermediate voltage: va, vb and vc.
2. Check the current sense per phase to check if any antiparallel diode must turn on.
3. Calculate Vn2gnd
4. Calculate the DC current

To achieve this functionality, it has been necessary to define equations [3.22] to [3.32]:

|  |  |
| --- | --- |
|  | [3.22] |
|  | [3.23] |
|  | [3.24] |
|  | [3.25] |
|  | [3.26] |
|  | [3.27] |
|  | [3.28] |
|  | [3.29] |
|  | [3.30] |
|  | [3.31] |
|  | [3.32] |

It can be checked that it is necessary for a conducting diode that its antiparallel MOSFET is turned off and that the current sense is the one which can polarize it.

Parasitic elements like RdsON or diode voltage drop has not been considered in this models.

### DC Bus and Chopper

This model is in charge of calculating the DC bus voltage from the current balance between the injected one (PMSM side) and the extracted one (grid side).

It also includes the chopper resistor which can be seen as a PMSM injected current leak that generates a power loss.

Due to lack of numerical accuracy, the natural discharge of the bus produced by the always connected resistor has been calculated with the exponential discharge equation of a capacitor.

The equivalent circuit is the one shown in Figure 3. 6.




Figure 3. 6: DC bus equivalent circuit

Whose mathematical equations are [3.33] and [3.34].

|  |  |
| --- | --- |
|  | [3.33] |
|  | [3.34] |

Where Requivalent is the equivalent resistor of Rchopper and Rdischarge.

For the exponential discharge, this expression has been developed. Equations [3.35] and [3.36].

|  |  |
| --- | --- |
|  | [3.35] |
|  | [3.36] |

Where ‘t’ is generated by means of a counter. The equivalent time step of the exponential discharge has been increased in order to save FPGA resources. Its equivalent time step is 0.005s; that is the speed with which ‘t’ parameter is updated.

Note: the current balance has accuracy issues and they generate a small accumulative error in the DC bus voltage, this error is always increasing the voltage. This effect can be seen in Figure 3. 7 where it is shown a simplified DC bus preload from the grid:




Figure 3. 7: Lack of accuracy in DC bus voltage

This error is very small but it is accumulative, and after several seconds, the DC bus voltage deviation is clearly notable. The solution to overcome this issue consist on reducing the value of Rdischarge resistor; this resistor will eliminate the extra voltage due to the lack of accuracy.

### PMSM


The electrical machine considered in this project is a Permanent Magnet Syncronous Machine (PMSM), this machine complies with the following:

1. It allows changing the electrical parameters such as Ls and Rs where the letter ‘s’ comes from stator.
2. It allows changing the magnetic parameter of the machine like the pole number and the flux linkage value (parameter lambda\_e)

In order to make the tests easier, the mechanical speed of the machine shaft can be imposed. So details like the shaft power losses due to viscosity and the shaft inertia have not been considered.

The machine has been modelled in dq as it allows a higher level of abstraction so, dq to abc transformation and vice-versa has become necessary as well as a PLL for detecting the machine phase and feeding it into the transformation expressions.

The PMSM Psim block diagram is provided by Figure 3. 8 in order to make the assimilation of the equations easier:






Figure 3. 8: PMSM whole circuit

The equivalent mathematical expressions are equations [3.37] to [3.48].

|  |  |
| --- | --- |
|  | [3.37] |
|  | [3.38] |
|  | [3.39] |
|  | [3.40] |
|  | [3.41] |
|  | [3.42] |
|  | [3.43] |
|  | [3.44] |
|  | [3.45] |
|  | [3.46] |
|  | [3.47] |
|  | [3.48] |

Where represents the three phase inverter voltage referred to ground which is shared with the machine inductors.

## PSIM blocks

In this chapter, it is explained how the previous expressions has been translated into C code.

The C code (not C++ code) generated in this step is a functional one. It means that they have not been thought for synthesis or implementation in a SOC system. Those codes have been done to check the algorithm functionality.

Among the following points, the main details of the C codes are reviewed.

Note: Psim only allows to define one time step per project, in this case, it has been fixed to 0.5us. The other required time step (1.5us) has been emulated my means of a counter which enables the evaluation of the code at the new “equivalent” time step.

The following modules run with a 0.5us time step:

1. Grid
2. LCL
3. Grid 3ph inverter
4. Dc bus

The following models are run with a 1.5us equivalent time step:

1. PMSM inverter
2. PMSM

### Grid

The grid implemented in Psim consist on a pure sinusoidal voltage supply. No impedance effects have been considered in it. In this case, there is no Psim C code model.

### LCL filter

LCL filter has been developed by using a Psim ‘simplified C block’, the schematic of the LCL filter and the grid can be observed in Figure 3. 9.




Figure 3. 9: LCL filter model with ideal grid

Figure 3. 10 shows the LCL filter code implemented in Psim:




Figure 3. 10: LCL filter C code

Where all the variables are static floats, so that they do not get reset in each run of the time step. No other detail has to be taken into account.

The coefficients in the left part of the LCL Psim block are the values of L1, r1, L2, r2, C and rC respectively.

### Circuit Breakers

They only affect the parasitic resistor values of the adjacent components. In the LCL filter, this effect is achieved by means of code shown in Figure 3. 11.




Figure 3. 11: Grid circuit breaker C code

Where “preload” bool variable emulates the precharge circuit breaker and K1 is the grid contactor. It can be seen how the RLL2 resistor value is adjusted depending on the situation.

The very same concept is applied to the PMSM K2 circuit breaker as it can be seen in Figure 3. 12.




Figure 3. 12: PMSM circuit breaker C code

### Grid Inverter

Grid inverter includes the calculation of intermediate voltages, VN2gnd voltage and DC bus current. Figure 3. 13 shows the code in charge of generating those outputs:




Figure 3. 13: Grid inverter C code

### DC Bus and Chopper

In Psim, as the variable type is float, there is no remarkable accuracy error with the discharge resistor, so the exponential discharge behaviour has not been implemented in Psim code. However, this lack of accuracy does appear in the voltage stabilization of the bus.

To overcome this issue, the permanent resistor connected to the bus has been reduced so it will remove that “extra voltage”.

Figure 3. 14 shows the code which has been implemented in Psim:




Figure 3. 14: DC bus and chopper C code

Where R\_eq is the equivalent resistor of Rchopper and Rdischarge.

### Generator Inverter

Figure 3. 15 shows the code implemented in Psim:




Figure 3. 15: Generator three phase inverter C code

The only difference with the grid inverter is the sign of I\_out variable. In this case, this variable is negative. Otherwise, both codes are the same.

### PMSM

This model is such a complicated one and it contain some functionalities that are reused almost constantly like trigonometric mathematics. For this reason, this model has been divided into the following functions:

1. Sine and cosine calculator vector-based (in radians).

It can be seen how the sine and cosine functions are related by their mathematical symmetry. The variable “flag” is the one which determines if the operation will be a sine or a cosine.

The vector “sin\_funct” has not been included in this preview for simplicity.

It has not been used the trigonometrical maths functions the C standard library math.h as it can not be efficiently included in the FPGA.




Figure 3. 16: Sine and cosine calculator C code

1. Transformation abc to dq.

In includes the abc to dq transformation including the ‘-‘ sign in q magnitude.




Figure 3. 17: abc to dq transformation C code

1. Transformation dq to abc.




Figure 3. 18: dq to abc transformation C code

1. Integrator.




Figure 3. 19: Integrator C code

It includes a discretization by means of the bilinear expression of an integrator according to expression [3.49].

|  |  |
| --- | --- |
|  | [3.49] |

1. Two derivations.

Both derivations are exactly the same, so only one of them is shown:



Figure 3. 20: Derivation C code

It includes a discretization by means of the bilinear expression of a derivation according to expression [3.50].

|  |  |
| --- | --- |
|  | [3.50] |

1. A function called “pmsm\_2”

This function does all the maths except the current thought the stator inductors.




Figure 3. 21: PMSM\_2 function C code

1. A function called “pmsm”

This function calculates the current thought the stator inductors.




Figure 3. 22: PMSM top function C code

In this image it can be seen the dependences between all the functions implemented in this model and its hierarchy being PMSM the top function.




Figure 3. 23: PMSM function hierarchy

## PSIM template for simulation of the complete B2B system blocks

To check the functionality of all the models reviewed in the previous chapter it has been necessary to create a whole system in Psim to check how all the different models behave by themselves and how do they affects each other.

Those models included in Psim schematic capture tool are:

1. Grid
2. LCL filter
3. Grid inverter
4. DC bus and chopper
5. PMSM inverter
6. PMSM (the electrical machine model)

In addition to this models, it has been necessary to create certain stimulus which provides the possibility to test those models in real conditions. Those extra models are:

1. Grid control

It includes a simplified dq control with an internal current loop and an external voltage loops which controls the Dc bus voltage.

The output of this IP are the switching signals for the grid three phase bridge.

1. PMSM control

It includes a Field Oriented Control (FOC) which measures the stator current of the PMSM and modified the current flow into the DC bus in order to maintain a shaft mechanical reference speed.

As the machine shaft mechanical speed is forced by user in last version, this block has become useless.

1. PMSM modulator

In Figure 3. 24 it is shown the whole Psim project created from the models.

Figure 3. 25 shows the result of a simulation in which the bus has been charged from the PMSM (it is like a machine side preload). To increase the current level, a low value resistor has been added to the DC bus.




Figure 3. 24: Psim whole system




Figure 3. 25: simulation of DC bus preload from PMSM side in Psim

# Vivado HLS Models

## General concepts

All the HIL models and HIL directly related models have been done in Vivado HLS as this provides an automatic C code translator which generates an equivalent VHDL code that can be used in Vivado as any other IP block.

In HLS have been done the IPs shown in Table 4. 1.

|  |  |
| --- | --- |
| HLS IP name | Content of the IP |
| PMSM | Model |
| PMSM inverter | Model |
| DC bus | Model |
| Grid inverter | Model |
| LCL filter | Model |
| Grid | Model |
| Float converter | Data management |
| Gain offset truncation | Data management |

Table 4. 1: HIL HLS models list

All these IPs have been reviewed in the next sections.

### Data type, Clocking and time step

In order to obtain a tradeoff between employed resources and accuracy level, different data types have been chosen. Two main different types of data have been used:

1. Fixed point data

It is used in the machine side as the mathematics included in those models have a higher complexity. To minimize the use of DSP48 resources in microZED board, variable width fixed point data have been employed. This applies to the following IPs: PMSM and PMSM\_inverter.

1. C standard data types

For all the other IPs, C standard types like *bool*, *int* and *float* have been used.

Closely related with data type and use of available resources are the clock frequency and the time step used. In the next table it can be seen the clock domain and the *time step* frequency where time step is used as a synonym of the HLS *start* IP signal port.

|  |  |  |  |
| --- | --- | --- | --- |
| HLS IP name | Clock | Time step | Data type |
| PMSM | 50MHz | 1.5us | Fixed |
| PMSM inverter | 50MHz | 1.5us | Fixed |
| DC bus | 100MHz | 0.5us | C standard |
| Grid inverter | 100MHz | 0.5us | C standard |
| LCL filter | 100MHz | 0.5us | C standard |
| Grid | 100MHz | 0.5us | C standard |
| Float converter | 50MHz | 1.5us | Fixed / C standard |
| Gain offset truncation | 100MHz | 0.5us | Fixed / C standard |

Table 4. 2: Clock and time step per HLS IP

As it can be seen inTable 4. 2, two clock domains have been used in order to maximize the reutilization of resources, especially in the PMSM side. This made it necessary to register all the outputs of each IP block to ensure data will be stable when read.

Similarly, time step of the PMSM side is three times slower than the rest of HLS IPs this fact in combination with the fixed points and the slower clock have made it possible to fix everything inside the FPGA part of the microZED board.

Note, for fixed point support, it has been used the ap\_fixed.h HLS C library; in the case of C standard types, it has been use the library hls\_math.h.

### Data flow and interfacing ports

As different HLS IPs have been generated it has been necessary to stablish a proper standard for intercommunicating them.

For intercommunicating grid side blocks float typed variables have been used; in the case of PMSM side, 21 bits wide fixed point signals have been used being its format the following AP\_21\_13 (AP means “arbitrary precision”, 21 bits in total, 13 integer bits including the sign bit).

Figure 4. 1 shows one scheme which may prove useful to visualize data types, clocks and start (or time step) signals:




Figure 4. 1: HLS IPs dataflow and interfacing

## Description of the main blocks

In this chapter all the HLS IP codes has been reviewed and its differences with the previous Psim codes has been outlined.

### Grid

The grid has been implemented as a 500 points vector which is swept by three 120 degrees separated index.

Phase steps only affect at the beginning of the phase ‘a’ wave and they have been included in the way shown in Figure 4. 2.




Figure 4. 2: Grid HLS code

Note: only the positive edge of the grid-step command is used. To introduce another step, this the command should be reset to zero and then enabled again.

To vary phase amplitudes, it has been used three different variables: ampl\_a, ampl\_b and ampl\_c as it can be seen in Figure 4. 3. Those values are the desired peak phase voltages of the grid typically .



Figure 4. 3: Variable grid amplitude

### LCL filter

LCL filters HLS codes has suffer very few modifications compared with Psim LCL filter models.

Listed below are the differences:

1. Intermediate variables have been created to allow HLS to reuse FPGA functional blocks like DSP48 and reduce the use of resources. Figure 4. 4 shows the code which generates the current variation through rL1 inductor; as it can be seen, intermediate variables called “aux\_1\_x” has been used. The very same procedure has been followed with rL2 inductor.




Figure 4. 4: LCL HLS C code

Mathematical expressions related with the capacitor voltage has not required the use of intermediate variables.

1. If the inductor parasitic resistor becomes big enough in an instant (this means bigger than 12 ohms), for example, when opening a circuit breaker; a filtering action is done in the inductor currents (this is required because a huge variation in an inductor current generates a much bigger overvoltage which makes the HIL system saturate). This filtering action is produced by a moving average filter. See Figure 4. 5.




Figure 4. 5: LCL inductor current filtering action

### Circuit Breakers

Circuit breaker HLS codes include no differences with Psim ones. For example, the effect of the grid Circuit Breaker on the LCL filter is shown in Figure 4. 6.




Figure 4. 6: Circuit breaker HLS C code

### Grid and PMSM Inverter

HLS codes include no difference compared with Psim ones.

### DC Bus and Chopper

HLS codes are, from a functional point of view, equal to the Psim ones; however, they include the use of intermediate variables to allow HLS to reuse FPGA resources, specially the DSP48 ones.

The use of intermediate variables in combination with the change in resistor value depending on the chopper status can be seen in Figure 4. 7.




Figure 4. 7: DC bus HLS C code

The exponential curve associated to the natural discharge of the bus has not suffer any modification.

### PMSM

The code implemented in HLS contains very few differences compared with Psim one, being the following the most important:

1. All the input, output and intermediate variables are implemented in fixed point.
2. AP\_21\_13 signal types has been used for intercommunicating all the internal function variables corresponding to voltages and currents inside the PMSM model.
3. The resolution provided to each variable is approximately the smallest number which can be stored in the variable divided by 1000.
4. The precision of the PMSM whole model has been tested against a Psim PMSM machine. Differences smaller than a 5% has been seen.
5. Special care has been taken with the integrator and derivative internal variables as their resolution is better than the known smallest increment divided by 10000.

No other detail to highlight.

## Source Code Release

All the codes required to generate the HLS IPs are provided as well as different .tcl script which create the HLS project.

Document Instructions.pdf gives further detail about how to use them.

# Vivado Project

Vivado is the software in which all hardware configuration of microZED SoC is done. All this configuration is condensed in a file called NV\_project\_wrapper.bit which is provided up to date.

## IP integrator overview

This project has been developed and built in a modular manner, this modulus are called IPs. In this project, the following IP types has been used or developed:

1. IPs provided by Xilinx

This IPs include the processing system, reset, AXI interconnect, GPIOs, Xlconcat and Xlconstant. All of them are already available from Vivado IP browser.

PSC does acquire any compromise for their proper functionality in any Vivado software version different from 2017.4.

1. IPs created by Power Smart Control SL (PSC)

This IPs has been created by means of HLS codes or VHDL hand-writed codes.

All of them are fully re-generable and they are warrantied to work as they comply with C standard coding style and with VHDL-93 standard.

This IPs can be divided in three categories:

1. Axi IPs

They have been created from a Vivado template and packaged to be capable of read and write in the AXI bus.

They are used for transferring data and parameters from ARM microcontroller to FPGA. Figure 5. 1 gives an example of their appearance.




Figure 5. 1: AXI IP

1. HLS IPs

They include an automate generated VHDL code from a C code by means of HLS high level synthesizer. Figure 5. 2 gives an example of their appearance.





Figure 5. 2: HLS IP

1. VHDL IPs (packed in IPs or included as RTL-VHDL codes)

They include a hand-typed VHDL code, the ones with the RTL symbol are unpacked by Vivado. Figure 5. 3 gives an example of their appearance.






Figure 5. 3: VHDL IP

Figure 5. 4 provides a view of the IP integrator which included all the IPs used in the project.




Figure 5. 4: Vivado IP integrator view

Table 5. 1 shows all the PSC made IPs.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| IP name | IP type | Function | CLK | Start | Data type |
| Serial interrupt | RTL | Generates 1 s interrupt for console communication | 100  MHz | - | Standard VHDL |
| Gen\_referencias | RTL | Generate open loop pulses for making tests | 100  MHz | - | Standard VHDL |
| IBGT\_input\_selector | RTL | It select which pulses will be provided to the bridge: NV ones or Gen\_referencias IP ones | 100  MHz | - | Standard VHDL |
| Start\_PMSM | RTL | It generates the PMSM side start signal (time step) | 50  MHz | - | Standard VHDL |
| PMSM | HLS | Model of PMSM | 50  MHz | 1.5  us | Arbitrary precision |
| Bridge\_3ph | HLS | Model of PMSM inverter | 50  MHz | 1.5  us | Arbitrary precision |
| NV\_parameter\_load | AXI | Communicate user console with FPGA | 100  MHz | - | Standard VHDL |
| AD1\_refComp | RTL | Input driver for DAC121s101 | 50  MHz | 1  kHz | Standard VHDL |
| NOT | RTL | It toggles the input bits | 100  MHz | - | Standard VHDL |
| NV\_io\_controller | AXI | Communicate user console with FPGA | 100  MHz | - | Standard VHDL |
| Parameter\_load\_2 | AXI | Communicate user console with FPGA | 100  MHz | - | Standard VHDL |
| Digital\_output | AXI | Communicate user console with FPGA | 100  MHz | - | Standard VHDL |
| startGrid | RTL | It generates the grid side start signal (time step) | 100  MHz | - | Standard VHDL |
| DC\_bus\_dynamic | HLS | Model of DC bus | 100  MHz | 0.5  us | Standard C |
| Truncate\_bits | RTL | It truncate 21 bits signals to 12 bits (for DACs) | 50  MHz | 1.5  us | Standard VHDL |
| NV\_multiplier | RTL | It is a multiplexer for PSC digital outputs | 100  MHz | - | Standard VHDL |
| De\_multiplexer | RTL | It is a demultiplexer for PSC digital inputs | 100  MHz | - | Standard VHDL |
| Grid\_bridge | HLS | Model of grid inverter | 100  MHz | 0.5  us | Standard C |
| Float\_conversor | HLS | Convert arbitrary precision PMSM side signals into float typed signals | 50  MHz | 1.5  us | Mixed |
| LCL\_filter | HLS | Model of LCL filter | 100  MHz | 0.5  us | Standard C |
| Gain\_offset\_truncation | HLS | It converts float signals to std\_logic\_vector of 12 bits | 100  MHz | 0.5  us | Standard C |
| Bit\_order\_adjust\_tca9538 | RTL | It rotates the input vectors so MSB become LSB | 100  MHz | - | Standard VHDL |
| Start\_peripheral | RTL | It gives start signals to IC drivers IPs | 100  MHz | - | Standard VHDL |
| Grid | HLS | Model of grid | 100  MHz | 0.5  us | Standard C |
| Dac\_121s101 | RTL | Driver for DAC\_121s101 | 50  MHz | Cont | Standard VHDL |
| AD\_5293 | RTL | Driver for AD\_5293 | 100  MHz | 100 kHz | Standard VHDL |
| TCA\_9538 | RTL | Driver for TCA\_9538 | 100  MHz | 3 kHz | Standard VHDL |
| TCA\_9538\_inputs | RTL | Driver for TCA\_9538 | 100  MHz | 4.2 kHz | Standard VHDL |

Table 5. 1: Full list of custom IPs used in Vivado

## IC drivers IPs and conversion IPs

The carrier board made use of the following Integrated Circuits (ICs):

1. TCA9538. This is an 8-Bit I2C Low-Power I/O Expander.
2. DAC121s101. This is a 12-Bit Micro Power SPI Digital-to-Analog Converter.
3. AD5293. This is a single-channel, 10 bit, SPI, 1% Tolerance Digital Potentiometer

Each of them require a driver and all the drivers in the projects has been defined in the FPGA section of the SoC. Those drivers generate the required signals like clocks, /SYNC, data, etc.

As data inputs they require 8 bit wide signals or 12 bits wide signals. In order to convert the existing signal in the FPGA to the required data type, the following IPs has been developed:

1. Bit\_order\_adjust\_tca9538.

It converts the MSB into the LSB and so on.

1. Gain\_offset\_truncation.

It adjusts the gain of the signals to compensate the carrier board gains and adapt them to NV specifications. It also injects a 50% offset (2048 over 4096), convert float signals into std\_logic\_vectors of 12 bits and round them.

Only one signal is converted each time step to reduce the use of resources, so, a whole conversion takes 8us (16 signals \* 0.5us time step=8us). As the DACs bandwidth is considerably smaller, this equivalent time step reduction has no visible effects.

1. Truncate\_bits.

It adjusts the bit number of the signals.

1. Float\_conversor.

Their basic functionality has been covered in the list above and extended in the enumeration above.

## User Console communications IPs

They consist of a set of registers accessible from the microcontroller and the FPGA.

The microcontroller is in charge of stablishing the communication with the computer and writing these registers with the information collected as well as reading some registers and sending its value to the user console.

The communication path used is AMBA bus, concretely, the AXI bus. To allow the communications, it has been necessary to generate IPs compatible with AXI bus with the ability to read from it or to write in it. This IPs are the ones which configures the registers.

Note, all AXI IPs generated have a slave role, it means that, theoretically, the could not write in the bus. However, with a modification of the driver provided by Vivado it has been able to write in it also. This effect can be observed in NV\_io\_controller IP, Figure 5. 5.




Figure 5. 5: Bidirectional AXI IP

Note that 4 signals (from sp5 to sp8) has been left spare in case they become necessary.

## Start IP

To create a real time step, all HIL related blocks have a start signal which behave as a time step signal. When the signal change from ‘0’ to ‘1’, the IP is run.

Three start IP block have become necessary:

1. Start\_peripheral. This IP is in charge of launching the ICs serial protocol.
2. StartGrid. This IP generates the time step signal of the PMSM side HLS IPs.
3. Start\_PMSM. This IP generates the time step signal of the grid side HLS IPs.

Note: as it has been explained before, the time step for the grid side is 0.5us; and, for the PMSM side, is 1.5us.

## PWM signals

PWM signals are sampled without any FPGA driver, consequently:

1. They are read at the main frequency of the FPGA: 100MHz.
2. They are used at the time step edge, so at 0.5us for grid side and 1.5us for PMSM side.

Additionally, for PSC internal test, two open loop modulator IPs has been created and two multiplexers allow the user the possibility to decide which are the real pulses: the ones read by the carrier or the ones generated internally by the modulators. This choice is not accessible from the user console but it is from microcontroller code.

# SDK and User Console

## General concepts

SDK is an Eclipse based software provided by Xilinx to program the microcontrollers included in the SoC of the microZED card.

In this project only ARM0 microcontroller has been used and it is in charge of maintaining the communication with the user console.

For this communication a serial protocol RS-232 has been used with the following details:

1. Baud Rate: 115200
2. Data bits: 8
3. Parity: None
4. Stop bits: 1
5. Flow control: None

For stablishing the communication with the microZED board, it is required to have installed the Silicon\_Labs\_CP210x\_USB\_to\_UART\_bridge driver.

The user console allows the parametrization of the following parameters:

1. PMSM
2. Ld: d component stator inductance in H.
3. Lq: q component stator inductance in H.
4. Rs: stator phase resistor in ohm.
5. Fe: electric frequency imposed to the machine in Hz(electric).
6. Lanbda\_e: flux linkage of the machine in V/Rad/s.
7. Pole Pairs: Machine pole pairs.
8. DC bus
9. Cbus dc: Dc bus capacitor value in F.
10. Dc bus fixed (bool): when ‘1’ it fixed the bus voltage.
11. V bus voltage: value to use when the voltage is fixed by user.
12. LCL filter
13. L filter/ LCL filter (bool): it changes from LL filter to LCL filter.
14. L1: DC bus side LCL inductor value in H.
15. L2: grid side LCL inductor value in H.
16. C: capacitor value in F.
17. rL1: DC bus side LCL inductor parasitic resistor in ohm.
18. rL2: grid side LCL inductor parasitic resistor in ohm.
19. rPrecharge: precharge resistor value in ohm.
20. Rc: capacitor parasitic resistor in ohm.
21. Grid
22. Phase step: angle to jump when enabled the phase step option in degrees.
23. Phase step on (bool): in ‘0’ to ‘1’ transition generates the phase step.
24. Freq grid: electrical frequency of the grid in Hz.
25. Ampl a, b, c: RMS grid phase voltage in V.
26. Inv seq (bool): when enabled, inject grid inverse sequence.
27. Lcc: Grid short-circuit inductance in H.
28. Rcc: Grid short-circuit resistance in ohm.
29. Digital outputs
30. Contactor returns (bool)

Signals: CB1, R grid K1, R gen K2, R rep K3, R heatK4 and R vent K5

This signal is generated automatically by FPGA, when “enabled” is selected this signal is sent to NV Control Card; when “disabled” is selected, the signal sent to NV Control Card is always 0.

This options can prove useful for testing circuit breaker return signal errors and how are they managed.

1. Other outputs (bool)

Signals: R break vent, Rdif, R SG1, R emerg, R var, R UAC, R temp max, R temp min, R hydr, R break heat, R start stop, R reset and Spare 1 to spare 5.

When blue, a ‘1’ is sent to NV Control Card; when grey, a ‘0’ is sent.

1. NTCs and PTCs values

Signals: NTC 1 ISO, PTC ISO, NTC MED and PT10000 NISO in ohm.

The resistor values specified in ohm are the ones to which PSC card digital potentiometers are set.

A shows the following data

1. Digital inputs (bool)

Signals: K1, K2, K3, K4, K5, K6, CB1 and Led Status.

They show PSC digital inputs.

1. Fan speed: it gives a relative 0 to 100% measure of the fan speed. Where 100% is correlated a 10V DC signal.
2. PMSM Wn (mechanical speed): it provides the actual mechanical speed of the PMSM shaft.

Figure 6. 1 and Figure 6. 2 shows the user console whole appearance and all the tabs expanded.

All the tabs and fields of the console are fully customizable by the user; they allow:

1. Resize and remove sections.
2. Change tabs order.
3. Hide the circuit scheme.




Figure 6. 1: User console tabs




Figure 6. 2: User console

### Parameter list and parameter format

All the parameters shared between user console and HIL system have a specific order and data type in the communication.

MicroZED SoC microprocessor hold the master role in the serial communication with the user console.

### Communication description

The following tasks are done in a communicating cycle:

1. MicroZED sends:
2. The digital inputs values received from NV Control Board.
3. The 0 to 100% fan value calculated from NV Control Board fan signal.
4. The shaft speed value of the PMSM.
5. The last parameter command ‘P pp ’ and a counter variable. This is the command for user console to start sending data. This variable increments with a unitary step every time the communication is relaunched (once per second).
6. User console sends (where the order is of parameters is important):
7. Other digital outputs: R break vent, Rdif, R SG1, R emerg, R var, R UAC, R temp max, R temp min, R hydr, R break heat, R start stop, R reset and Spare 1 to spare 5.
8. Contactor returns: CB1, R grid K1, R gen K2, R rep K3, R heatK4 and R vent K5.
9. NTCs and PTCs values NTC 1 ISO, PTC ISO, NTC MED and PT10000 NISO.
10. All the bool parameters: Dc bus fixed, Phase step on, Inv seq, L filter/ LCL filter.
11. All PMSM parameter: Ld, Lq, Rs, Fe, Lanbda\_e, Pole Pairs.
12. All dc bus parameters: Cbus dc, V bus voltage.
13. All LCL filter parameters: L1, L2, C, rL1, rL2, rPrecharge, rC.
14. All grid parameters: Phase step, Freq grid, Ampl a, Ampl b, Ampl c, Lcc, Rcc.
15. MicroZED sends (or can send) strings to user console terminal with command “NV ”. This allows the console to act as a simplified debugger.

This communication can be seen in the user console terminal window. Figure 6. 3.




Figure 6. 3: user console terminal window

Communication is stablished once per second as no extra speed has been necessary.

## SDK communication protocol

The communication protocol is coded with the following details:

1. It uses a hardware (FPGA) produced 1 second interrupt.

This interrupt is also used to make small mathematical evaluations or adaptations with the received data.

1. It uses an ARM A9 UART peripheral.
2. It sends data with printf command.
3. It receives data with scanf command.




Figure 6. 4: SDK communication protocol

This communication is implemented by means of the code collected in Figure 6. 4.

## Qt communications protocol

User console is fully programmed in Qt software. It includes a communication protocol complementary with the one implemented in SDK. User console also included a terminal function which can prove useful as an easy and simplified debugging tool.

Most of buttons and controls have been created from scratch with the aim to simplify the interface and to make it as clear as possible. As a result, there are several files which defines those graphical controls.

In addition to that files, there are other files of importance which have been reviewed below.

1. Definition of user console default values have been done in the file “console.h”




Figure 6. 5: QT default parameter values

1. Number format and the use of prefixes like ‘n’, ‘u’, ‘m’, ‘k’, ‘M’, etc. have been defined in file “ElectNunb.cpp”. It associates the engineering prefixes with mathematical constants as it can be seen in Figure 6. 6.




Figure 6. 6: QT engineering prefixes.

1. Data and serial communication have been held in “NVConsole.cpp” file. This functions are the ones that open, configure and close the serial port. See Figure 6. 7.



Figure 6. 7: Qt serial communication

1. The communication protocol implemented in user console is shown in Figure 6. 8.

## Source Code Release

Code is provided in two different folders:

1. One folder with SDK code which includes all the microZED ARM code.
2. Other folder with the all the source codes required for the user console.




Figure 6. 8: Qt communicating protocol

# RTS Carrier Board

PSC carrier board provides analog signal adaptation circuits to transform microZED compatible signals with the ones provided or required by NV Control Card. These circuits have been reviewed in this chapter.

## General overview and description of the main blocks

The carrier board main blocks are:

1. Power supply

All required voltages of the carrier are generated from the +-15V and +24V channels provided by NV Control Card directly through the connectors. In Table 7. 1 are collected all the carrier voltages:

|  |  |  |
| --- | --- | --- |
| Voltage input source (NV Control Card) | Generated voltage | Regulated |
| +24V | +3.3V | Yes |
| +24V | +5V | Yes |
| +-15V | +-12V | Yes |
| +15V | +5V | Yes |
| +24V | +10V | Yes |
| +24V | +22V | Yes |

Table 7. 1: Available voltages

1. PWM signal driver

PWM signal conditioning consist on a voltage divider combined with an operational amplifier working as a comparator to reduce the voltage from 15V to 3.3V.

Note that the highlighted resistors introduce a hysteretic threshold response in the comparator to make it resistant to noise. The comparing ‘-‘ voltage is 0.75V (10uA\*75kohm=0.750V).




Figure 7. 1: PWM signal driver

1. MicroZED connectors and signal assignments

Figure 7. 1 provides the relation between carrier signals and microZED board pins.




Figure 7. 2: MicroZED connectors and signal naming

1. Analog I/Os

Fan speed (a PWM signal) is the unique analog input signal. It is transformed from 10Vpeak to 3.3Vpeak (10V\*68kohm/ (68kohm +137kohm)=3.3V) by means of a voltage divider, filtered with a time constant of 30ms (137kohm\*220nF = 30.1ms) and then injected into a 12bits ADC. See Figure 7. 3.





Figure 7. 3: Fan speed circuit

Analog outputs require a current output driver. This driver has been reviewed in another chapter due to its complexity.

1. Digital I/Os

Digital inputs are filtered with a time constant of 720us (360ohm\*2\*1uF = 720us), reduced to about 12V (24\*2kohm/(2kohm+1kohm+2\*360ohm) = 12.9V) and optocoupled, providing an output of 3.3V. The signals are them multiplexed with a TCA9538 IC.






Figure 7. 4: Digital inputs and multiplexing

Digital outputs are demultiplexed with three TCA9538 ICs and protected via TVSs and PTCs (PTCs acts as rearming fuses). Below it is the scheme:




Figure 7. 5: Digital outputs circuit

All the blocks in carrier board can be seen in Figure 7. 6.




Figure 7. 6: PSC carrier board main blocks

### NTC sensors emulation

NTCs and PTCs have been emulated by means of four different digital potentiometers (AD5293 IC), those ICs require a SPI compatible serial communication whose driver is implemented in the FPGA part of the microZED board.

To simplify the routing of the system, /RST signal has been connected to Vlogic.

VHDL programed driver has the following details:

1. No reset command is sent to IC.
2. The first word sent is “0001100000000110” (0x1806) this word is necessary to:
3. Allow the wiper to update (removing turn on IC protection).
4. Set the standard mode. High precision mode does not follow the temporization shown in its datasheet so it has been discarded.
5. The rest of words are “000001” + “D9 to D0” where the first part is the writing command and D9 to D0 is the resistor data.

As there is a parallel resistor with the potentiometer it is necessary to calculate the required digital potentiometer resistor so the equivalent resistor is the one required from user console. The following math is required for the conversion:

|  |  |
| --- | --- |
|  | [7.1] |

Where:

1. Req is the resistor value collected from user console.
2. Raux is the value of the parallel resistor.
3. 20kohm is the whole value of the potentiometer.
4. 90ohm are subtracted as they are the wiper intrinsic resistor.

Figure 7. 7 shows the schematics of one digital potentiometer:




Figure 7. 7: Digital potentiometer schematics

### Grounding

In PSC carrier card three ground signals have been used:

1. Analog ground ()

It is connected to NV control Card, connector X2; 4, 8, 12, 16, 20, 24 and 28 pins.

It is used in PSC carrier card for analog systems like: current drivers, digital potentiometers and DACs.

1. Digital ground ()

It is connected to NV control Card though the following connectors:

1. PWM signal connectors: X19 to X22.
2. Connector X12; 1 and 34 pins.
3. Connector X3; 4, 8, 12, 16, 20, 24 and 28 pins.

It is used in PSC carrier card for digital systems like: SoC, input and output expansor ICs, digital input optocouplers and PWM signals.

1. Power ground ()

It is connected to NV control Card, connector X3; 22 pin.

It is used in PSC carrier card in one power supply that generates +-12V.

Note: Analog ground and digital ground are connected internally in PSC carrier card. Power ground has been left isolated.

Note 2: The ground plane is partially divided in two areas: one for digital signals (digital ground) and another for analog signals (analog ground). It can be seen in the image below:




Figure 7. 8: PSC carrier card ground plane

### Lay-out and signal integrity

There are no critical signals in PSC carrier board.

No special precautions have been taken while routing it.

## PSC Carrier Boar Project release

The following files are provided:

1. Whole set of schematics with annotations and version control.
2. Gerber files.
3. Datasheets of the ICs which include a serial communication protocol (DAC121s101, TCA9538 and AD5293).

### Current amplifiers and DAC chain

This section has been described using Figure 7. 9 current amplifier as an example:




Figure 7. 9: Current amplifier

This system includes:

1. An initial voltage divider with a small low pass filter. Its gain is collected in [7.2].

|  |  |
| --- | --- |
|  | [7.2] |

1. OPA132 is an operational amplifier with negative feedback so, according to virtual short-circuit theory, its positive input voltage must be equals to its negative input voltage.

|  |  |
| --- | --- |
|  | [7.3] |

1. The feedback of the noninverting OPA132 is bone by a resistor which convert the output current into a voltage and provides that voltage to the AD8130 differential amplifier. As there are 4 100ohm paralleled resistors, the equivalent resistor has a value of 25ohm.

|  |  |
| --- | --- |
|  | [7.4] |

1. AD8130 has a gain provided by R299 and R300. See [7.5].

|  |  |
| --- | --- |
|  | [7.5] |

1. As V+ has to be equals to V- in OPA132. See [7.6] and [7.7].

|  |  |
| --- | --- |
|  | [7.6] |
|  | [7.7] |

The voltage called Vref/2 in Figure 7. 9 is a voltage which removes the DACs 2.5V offset. This voltage is generated by means of another DAC to enable calibration of the current drivers.

# Annex A: rebuild Vivado project:

## Introduction

Vivado can create such a big and disgusting set of files for a project whose weigh can made it clearly inoperative for tasks like version control or for sending it.

Included in this folder are all required files necessary to regenerate the whole Vivado project.

The procedure that must be followed relies in different scripts that will regenerate the whole project. The order in the execution of these scripts is critical because some of them are based in the previous ones.

The following software are involved: Vivado 2017.4 and Vivado HLS 2017.4; other versions of the software may require minor adjustments.

## Path assignments

All paths are referred to the main scripts ones. No absolute paths are used during the project.

However, in order to avoid any issue, it is recommended to work in this path: C:\NV\_HIL

## Vivado HLS

The first step of the whole process is to regenerate all the Vivado HLS IPs. Those IPs are the ones in which the HIL emulator equations are included.

Those IPs are shown in Figure 8. 1.




Figure 8. 1: HLS IP folder

To generate those IPs, the following process must be done with all of them:

1. Open Vivado HLS command prompt
2. Type: *cd C:\NV\_HIL\Vivado\HW\_repo\HLS\3ph\_modulator\_V2*

Where “C:\NV\_HIL\Vivado\HW\_repo\HLS\3ph\_modulator\_V2” is the path of run.tcl files

1. Type: *Vivado\_hls –f run.tcl*
2. Wait for it until it finishes
3. In case it is wanted Vivado GUI to open, type: *Vivado\_hls –p 3ph\_modulator\_V2.prj*

Where 3ph\_modulator\_V2.prj is the folder where the HLS project has been created.

1. Repeat from 1 to 5 with all the HLS folders

## Vivado

To fulfil this step all the Vivado HLS IPs must have been generated.

Open Vivado GUI and click in Tools/Run Tcl Script




Figure 8. 2: Run a script from Vivado

Select the file run\_prj.tcl and click run.

run\_prj.tcl file internally only adjusts the initial path of Vivado and then called the file NV\_HIL\_prj.tcl which is the one that contains all hardware information of the project.

Wait until the script finishes - It can take up to one hour.

When finished, Vivado will export the bitstream file and will launch SDK.

## SDK

SDK will configure the ARM microprocessors.

Only one is used and it is in charge of managing the communication with the user desktop console by stablishing a serial communication with 1 second of refresh rate.

To configure SDK, the following steps must be accomplished:

1. Create a new empty project by clicking: File/New/Application Project with the name NV\_HIL\_SDK




Figure 8. 3: Create an SDK empty project

1. Copy the contents of provided helloword.cpp and paste it in SDK new project. Be sure to delete all previous code. This file can be found in SW\_repo folder.
2. Create a new empty project called NV\_SDK\_FSBL in order to generate the BOOT.ini file




Figure 8. 4: Create a SDK FSBL

1. Create the BOOT.ini file by selecting in SDK the folder NV\_HIL\_SDK and clicking in Xilinx/Create Boot Image menu.




Figure 8. 5: Create the boot.ini file in SDK

1. Go to this path in order to foud the BOOT.ini file: C:\NV\_HIL\Vivado\NV\_HIL\_prj\NV\_HIL\_prj.sdk\NV\_HIL\_SDK\bootimage

NOTE: the path may vary.

1. Insert an 8GB microSD card in the computer and format it as FAT32.
2. Paste BOOT.ini file in the microSD card without modifying its name.
3. Remember to configure correctly the microZED board jumpers to boot from microSD card.




Figure 8. 6: MicroZED jumper configuration to boot from uSD card

## Notes

To avoid the user to do the whole regeneration of the project, the following files are provided as they will probe to be useful:

1. BOOT.bin
2. NV\_project\_wrapper.bit

Both of them are in programming\_files folder

# Annex B: Current driver in depth analysis:

## General concepts

In this annex it has been done a small signals analysis of the current driver circuit so it can be checked analog characteristics such as its gain and it bandwidth.

Figure 9. 1 shows one current driver circuit.




Figure 9. 1: Current driver circuit




Figure 9. 2 Current driver circuit main blocks

This complex circuit has been splitted on three main blocks as it can be seen in Figure 9. 2:

1. G\_input(s): input voltage divider and filtering
2. G\_LMH6321(s): It generates the output current from a voltage
3. G\_AD8130(s): It converts output current into voltage, applies a gain and feedback the signal.

Those blocks have been analysed deeper in the next sections.

## G\_input (s) calculation

Figure 9. 3 provides the circuit of this block.




Figure 9. 3: Input voltage divider and filter

Its transfer function is determined by the equivalent impedance. See [9.1].

|  |  |
| --- | --- |
|  | [9.1] |

Figure 9. 4 and Figure 9. 5 provides a plot graph with the representation of G\_input(s) transfer function. This function has a gain of -6dB @low freq and a BW of 4kHz @-45deg.




Figure 9. 4: Bode plot of G\_input (s). Module




Figure 9. 5: Bode plot of G\_input (s). Phase

## G\_LMH6321(s) calculation

Figure 9. 6 provides the circuit of this block.




Figure 9. 6: Current buffer circuit

The gain of this block and its BW are expressed by equations [9.2] to [9.5].

|  |  |
| --- | --- |
|  | [9.2] |
|  | [9.3] |
|  | [9.4] |
|  | [9.5] |

Figure 9. 7 and Figure 9. 8 provides a plot graph with the representation of G\_ LMH6321 (s) transfer function. This function has a gain of -20dB @low freq and a BW of 6MHz @-45deg.




Figure 9. 7: Bode plot of G\_ LMH6321 (s). Module




Figure 9. 8: Bode plot of G\_ LMH6321 (s). Phase

## G\_AD8130(s) calculation

Figure 9. 9 provides the circuit of this block.




Figure 9. 9: Differential amplifier and feedback signal

This system contains two smaller blocks:

1. A resistor train which translates the output current to voltage
2. A differential amplifier which generates a gain.

The gain of this block and its BW are expressed by equations [9.6] to [9.5].

|  |  |
| --- | --- |
|  | [9.6] |
|  | [9.7] |
|  | [9.8] |
|  | [9.9] |
|  | [9.10] |

Figure 9. 10 and Figure 9. 11 provides a plot graph with the representation of G\_ LMH6321 (s) transfer function. This function has a gain of 32dB @low freq.




Figure 9. 10: Bode plot of G\_ L AD8130 (s). Module




Figure 9. 11: Bode plot of G\_ L AD8130 (s). Phase

## Closed loop analysis

In previous sections, all the blocks have been defined and its transfer function achieved. In this section the close loop transfer function of the whole current driver has been calculated.

The closed loop transfer function is denoted by expression [9.11] and based on Figure 9. 12.

|  |  |
| --- | --- |
|  | [9.11] |




Figure 9. 12: Current driver block design

If [9.11] is substituted and operated, expression [9.12] is obtained.

|  |  |
| --- | --- |
|  | [9.12] |

Figure 9. 13 and Figure 9. 14 provides a plot graph with the representation of G\_ closed\_loop (s) transfer function. This function has a gain of -32dB @low freq and a BW of 4kHz @-45deg.




Figure 9. 13: Bode plot of G\_ closed\_loop (s). Module




Figure 9. 14: Bode plot of G\_ closed\_loop (s). Phase

## LTSpice comparison

In order to check the accuracy of all the expressions of previous sections, it have been made two simulations in LTSpice:

1. A time domain simulation. It is shown the input signal (voltage) and the output signal (current). As it can be seen in Figure 9. 15 and Figure 9. 16, a 4.5V input signal produces an output of 50mA. The output current has been measured with opposed polarity, it means that the current driver does not invert the signal.
2. A Frequency domain simulation in which the closed loop transfer function has been measured. See Figure 9. 17 and Figure 9. 18.

In order to carry out this comparison it has been necessary to create the models of the components in LTSpice. To do this, it has been used the spice models provided by IC manufacturers.

As it can be seen, Figure 9. 18 represent the same transfer function than the one represented by Figure 9. 13 and Figure 9. 14. Being it the current driver closed loop transfer function. See [9.13].

|  |  |
| --- | --- |
|  | [9.12] |




Figure 9. 15: LTSpice time domain schematic




Figure 9. 16: LTSpice time domain simulation




Figure 9. 17: LTSpice frequency domain schematic




Figure 9. 18: LTSpice frequency domain closed loop simulation