# Nebula GPU Interconnect System: Technical Architecture and Implementation

Pranav Chandra, Pramit Pal, Meghadri Ghosh Team Bob

September 2025

- Project Overview
- 2 The Packet
  - Packet Structure
  - Packet Assembly and Disassembly
- Router Microarchitecture
  - Router Overview
  - Router Pipeline Stages
  - Router Control FSM
  - Routing Algorithms
- 4 Credit Based Flow Control and Arbitration
  - Credit-Based Flow Control
  - Arbitration Mechanism
- Questions



- Project Overview
- 2 The Packet
  - Packet Structure
  - Packet Assembly and Disassembly
- Router Microarchitecture
  - Router Overview
  - Router Pipeline Stages
  - Router Control FSM
  - Routing Algorithms
- 4 Credit Based Flow Control and Arbitration
  - Credit-Based Flow Control
  - Arbitration Mechanism
- Questions



### Project Overview

- Output: A scalable NOC design for multi-GPU system
- Topology: 2D mesh, 2x2 to 8x8 grid (up to 64 GPUs)
- Protocols: ARM AMBA AXI4 (non-coherent), CHI (coherent)
- Languages Used: SystemVerilog (RTL), Python (Analysis)
- Key Features:
  - Five-stage router pipeline
  - Adaptive and deterministic routing
  - Virtual channels for deadlock avoidance
  - Credit based flow and arbitration

- The Packet
  - Packet Structure
  - Packet Assembly and Disassembly
- - Router Overview
  - Router Pipeline Stages
  - Router Control FSM
  - Routing Algorithms
- - Credit-Based Flow Control
  - Arbitration Mechanism



#### The Packet

- Packets are sent as FLITs. Each packet consists of:
  - Header: 48 bits
  - Payload: 512 bits, data being transferred
  - **Tail:** 32 bits, error checking and end of packet marker
- Packets may be sent as single or multi-flit.
- Packets are usable in up to 16x16 meshes.
- QoS allows for packet prioritization.





Figure: Packet Structure

### Packet Assembly and Disassembly

- Handled by nebula\_packet\_assembler.sv and nebula\_packet\_disassembler.sv.
- Converts coordinates and metadata into predefined packets.
- Payload segmentation splits large payloads across multiple flits to optimize transmission.
- Ensures proper packet formation for both AXI4 and CHI protocols.

- - Packet Structure
  - Packet Assembly and Disassembly
- Router Microarchitecture
  - Router Overview
  - Router Pipeline Stages
  - Router Control FSM
  - Routing Algorithms
- - Credit-Based Flow Control
  - Arbitration Mechanism



#### Router Microarchitecture

- Routers use a 5-stage pipeline for processing packets:
  - Buffer Write (BW)
  - 2 Route Computation (RC)
  - Virtual Channel Allocation (VA)
  - Switch Allocation (SA)
  - Switch Traversal (ST)
- Routers have 5 ports each.
- Each port has 4 virtual channels (VCs).
- Each VC has a buffer depth of 8 flits.
- Four stage FSM to determine control.



## Buffer Write (BW)

- Incoming flits are written to the appropriate VC buffer.
- Flow control is managed using a credit-based system.
- Ensures that buffers do not overflow.

## Route Computation (RC)

- Determines the next hop for the packet based on destination address.
- Implements XY routing algorithm for deadlock-free routing.
- Considers network congestion and adaptively selects paths.

## Virtual Channel Allocation (VA)

- Allocates a virtual channel for the packet to use on the next hop.
- Uses a round-robin arbitration scheme to ensure fairness.
- Prevents head-of-line blocking by allowing multiple packets to share physical channels.

# Switch Allocation (SA)

- Allocates the switch fabric to the selected virtual channel.
- Uses a priority-based arbitration scheme to resolve conflicts.
- Ensures that high-priority packets are transmitted first.

# Switch Traversal (ST)

- The packet is transmitted through the switch to the next router or destination.
- Updates credit counters for flow control.
- Ensures that packets are sent in the correct order.

### Virtual Channel FSM

- Each virtual channel maintains independent state, enabling concurrent packet processing across flows.
- The FSM follows a four-state cycle:
  - IDLE → awaits packet arrival
  - ROUTING → performs route computation
  - **③ WAITING VC** → waits for VC allocation
  - lacktriangledown **ACTIVE** ightarrow transmits flits, returns to IDLE after TAIL/SINGLE
- Transitions are driven by pipeline events: head/single flit arrival, route computation results, VC allocation success, and tail/single flit detection.
- Coordination relies on rc\_valid, va\_valid, switch arbitration signals, and generates vc\_read\_en for FIFO timing.



### Routing Algorithms

- Deterministic XY Routing
- Adaptive Routing




Figure: XY Routing Example



Figure: Adaptive Routing Example

- Project Overview
- 2 The Packet
  - Packet Structure
  - Packet Assembly and Disassembly
- Router Microarchitecture
  - Router Overview
  - Router Pipeline Stages
  - Router Control FSM
  - Routing Algorithms
- Credit Based Flow Control and Arbitration
  - Credit-Based Flow Control
  - Arbitration Mechanism
- Questions

#### Credit-Based Flow Control

- Credit Controller (nebula\_credit\_flow\_ctrl.sv):
  - Per-VC credit counters, max 16
  - Increment on flit acceptance, decrement on allocation
  - Prevents buffer overflow, deadlock
  - credits\_available signals for arbitration
- Flow Control Protocol:
  - Sender stalls if credits = 0
  - Lossless operation guaranteed

#### Arbitration Mechanism

- T Project Ove
- 2 The Packer
  - Packet Structure
  - Packet Assembly and Disassembly
- Router Microarchitecture
  - Router Overview
  - Router Pipeline Stages
  - Router Control FSM
  - Routing Algorithms
- 4 Credit Based Flow Control and Arbitration
  - Credit-Based Flow Control
  - Arbitration Mechanism
- Questions



### Questions

# Questions?

