

B.Tech ECE Projects: A Domain-by-Domain Guide to Choosing, Building, and Presenting Them

B.Tech ECE project guide · Research report · 25 September 2026

A B.Tech Electronics and Communication Engineering (ECE) project is graded less on how exotic the idea is and more on whether the student can identify a real problem, design a solution with defensible engineering choices, verify it, and document it. Indian accreditation now scores the major project explicitly: the National Board of Accreditation's (NBA) January 2025 Self-Assessment Report template gives **25 points** to "Quality of Student Capstone Project" and asks institutions to justify which Program Outcomes each project addresses ^[1]. The ideas below span the full breadth of ECE, from analog circuits to 5G antennas, each paired with the tools, difficulty, and evidence base that make it defensible in front of an examiner.

1. How to Choose a B.Tech ECE Project

What examiners actually grade

Department rubrics reveal what matters. Guru Nanak Dev Engineering College's (GNDEC) ECE major-project scheme is typical: **200 marks over five reviews**, split 60% internal (120 marks) and 40% external (80 marks) ^[2].

Review	What is assessed	Weight
R1 — Synopsis/proposal	Problem identification, study of existing systems, feasibility, objectives and methodology	9% (18)
R2 — Mid-term	Division of the problem into modules, choice of framework, time plan adherence, presentation	9% (18)
R3 — End-semester	Working implementation and demonstration	15% (30)
R4 — Project report	Documentation quality	15% (30)
R5 — Guide evaluation	Supervisor's continuous assessment	12% (24)
External	Final viva/demonstration	40% (80)

Two lessons follow. First, nearly a fifth of the marks (R1 + R2) are awarded before anything works, for problem analysis and planning. Second, the report alone is worth as much as the end-semester demo ^[2].

Map the project to Program Outcomes

Under NBA's GAPC v4.0 framework there are now **11 Program Outcomes (POs)**, down from 12. The old "Society" and "Environment and Sustainability" outcomes were merged

into PO6 "The Engineer and the World" ^[3]. The official SAR lists them as follows ^[1]:

- **PO1** Engineering Knowledge
- **PO2** Problem Analysis
- **PO3** Design/Development of Solutions
- **PO4** Conduct Investigations of Complex Problems
- **PO5** Engineering Tool Usage
- **PO6** The Engineer and the World
- **PO7** Ethics
- **PO8** Individual and Collaborative Team Work
- **PO9** Communication
- **PO10** Project Management and Finance
- **PO11** Life-Long Learning

The SAR measures capstone quality in terms of factors including "environment, sustainability, safety, ethics, cost" and project type ^[1]. A separate 20-point criterion (2.7) rewards projects that solve complex engineering problems while targeting UN Sustainable Development Goals ^[1]. In practice, a project with an explicit sustainability or social angle (solar MPPT charging, low-cost health monitoring, energy metering) is easier for a department to justify than an equally hard project with no stated beneficiary.

A selection checklist

- **Problem first, parts second.** R1 grades problem-domain analysis and feasibility against existing systems ^[2]. A one-page comparison with two or three published implementations is worth more than a longer component list.
- **Verifiable outcome.** Choose a project with a measurable result (cutoff frequency, efficiency, classification accuracy, return loss) so the report has numbers to defend.
- **Match hardware to budget and lead time.** Parts can take weeks to arrive; ordering late is one of the most common capstone failures ^[4].
- **Prefer depth over novelty theatre.** Project-selling vendor lists repeat the same titles (GSM automation, smart home, vehicle tracking) across sites ^[5, 6]. Taking a common idea and adding real analysis (a measured comparison, an algorithm variant, a simulation-versus-hardware study) differentiates it more than an unusual title does.

2. Project Ideas by ECE Domain

Difficulty is rated for a typical B.Tech team: ★ mini-project scale, ★★ solid final-year, ★★★ ambitious final-year or publishable.

2.1 Analog circuits and circuit simulation

Analog projects are cheap, simulation-friendly, and teach the fundamentals examiners probe in viva.

Project	Difficulty	Key tools / parts	What it demonstrates
Active low-pass/high-pass filter design and verification (Sallen-Key, multiple-feedback)	★	LTspice, op-amps, R/C	Filter theory, Butterworth/Bessel/Chebyshev trade-offs ^[7]
Bandpass, notch (Twin-T), state-variable and Tow-Thomas filters on breadboard	★★	OP27/OP37, ADALM2000 or bench instruments	Higher-order and multi-output filter topologies ^[8]
ECG signal-conditioning front end (filter chain simulated then built)	★★	LTspice, LT1490-class op-amp	Biomedical signal chain; AC sweep plus transient/FFT verification ^[9]

TI's application note on active low-pass design gives unity-gain and equal-component Sallen-Key and multiple-feedback topologies, with coefficient tables for Butterworth, Bessel and Chebyshev responses. That is enough to carry a filter project from specification to component values ^[7]. Northeastern University's biomedical circuits lab gives a ready methodology. First, build first-order active filters in LTspice and run `.ac dec 100 1 1000000` to find the cutoff, then compare it with the RC-time-constant prediction. Next, drive a 200 Hz pulse and inspect the output spectrum with an FFT ^[9]. The Analog Devices University Program lab extends this to Sallen-Key, state-variable, Tow-Thomas and Twin-T notch filters with exact component values ^[8].

How to make it final-year grade: design a complete multi-stage filter to a specification (for example, an ECG band of interest with 50 Hz notch), simulate it, build it, and report simulated-versus-measured responses with a tolerance analysis.

2.2 Digital design, VLSI and FPGA

Project	Difficulty	Key tools / parts	What it demonstrates
FSM-based controllers (traffic light, car parking, alarm clock)	★	Verilog/VHDL, Basys 3 or similar FPGA	Sequential logic and FSM design ^[10]
UART, FIFO, PWM generator, FIR filter in HDL	★-★★	Verilog, simulator	Protocol and DSP blocks in hardware ^[10]
Low-power ALU / Booth multiplier with clock and power gating	★★	Verilog, synthesis reports	Low-power techniques (DVS, power gating, clock gating) ^[11]
32-bit RV32I RISC-V processor, 5-stage pipeline with hazard unit	★★★	Verilog, ModelSim, FPGA	Computer architecture, forwarding and stalling ^[12]
Small RISC-V soft-core SoC on a low-cost FPGA	★★★	FemtoRV, open-source FPGA flow	Full-system integration (UART, SPI, display) ^[13]

fpga4student.com indexes 69 FPGA projects with full Verilog/VHDL source, from adders and FIFOs to single-cycle and pipelined MIPS processors and OV7670 camera interfacing on a Basys 3 board ^[10]. That makes it a good reference for implementation detail, though the source should be studied, not copied.

The RISC-V processor is the strongest digital project because a complete academic reference exists. A 2023 UTAR dissertation documents a 32-bit RV32I five-stage pipeline (IF-ID-EX-MEM-WB) in Verilog with a hazard unit that implements both forwarding and stalling. The design is verified with ModelSim testbenches, and the dissertation lists its limitations (no ISA extensions, no branch prediction) ^[12]. That list of limitations is itself a menu of extensions a B.Tech team could add. For a lighter entry point, the open learn-fpga material builds FemtoRV, whose smallest RV32I variant is about 400 documented lines of Verilog. Its SoC fits in under 1280 LUTs on a Lattice IceStick ^[13].

Vendor VLSI guides frame the rest of the field: low-power design, ADC design and simulation, DSP algorithms (FFT, filters) in HDL, and FPGA-based encryption or communication blocks ^[11]. Treat these as a topic map, not as authorities; they are course-marketing pages ^[14].

2.3 Embedded systems and IoT

This is the most common category on Indian project lists, which is both its strength (abundant references) and its weakness (examiners have seen it many times).

Project	Difficulty	Key tools / parts	What it demonstrates
IoT smart home automation	★	NodeMCU/ESP8266, relays, Blynk	Wi-Fi control, cloud dashboards ^[6]
Smart irrigation / environmental WSN	★-★★	Arduino, soil and weather sensors, GSM	Sensing and actuation loops ^[5]
Smart energy meter with theft detection	★★	STM32, current sensors, GSM	Metering, anomaly flagging ^[6]
Accident detection and GPS/GSM vehicle tracking	★★	GPS, GSM, accelerometer	Location services, alerting ^[5]
EV battery management system (cell voltage, temperature, charge/discharge monitoring)	★★-★★★	STM32/Arduino, voltage/current/temperature sensors	Automotive embedded, safety logic ^[6]
Object detection with Raspberry Pi and OpenCV	★★	Raspberry Pi, camera, OpenCV	Embedded vision ^[6]

Maven Silicon singles out the EV battery management system as one of the most in-demand automotive-embedded project types for 2025 ^[6].

How to lift a common IoT idea: add a quantitative evaluation such as power consumption per day on battery, end-to-end alert latency, or false-alarm rate, and compare it with a published baseline.

2.4 Communication systems, SDR and RF/antennas

Communication projects cover the communication side of ECE and are under-represented in vendor lists, which lean heavily towards IoT.

Project	Difficulty	Key tools / parts	What it demonstrates
FM broadcast receiver in GNU Radio	★	RTL-SDR dongle, GNU Radio Companion	Sampling, filtering, decimation, demodulation [15, 16]
ADS-B aircraft tracking at 1090 MHz, airband reception	★	RTL-SDR	Real-world packet decoding [17]
BPSK/QPSK/OFDM transceiver	★★-★★★	ADALM-Pluto (TX/RX)	Digital modulation, synchronisation [17]
Microstrip patch antenna design, fabrication and VNA measurement	★★	CST/HFSS, FR4, LibreVNA/NanoVNA	Impedance matching, S11, radiation [18]
28 GHz 5G mmWave patch antenna (simulation study)	★★	CST Microwave Studio, Rogers substrate	mmWave design, parasitic elements for gain/bandwidth [19]
Antenna array modelling and beam steering	★★★	Array simulation, multi-channel SDR	Phased arrays, MIMO basics [18]

Hardware tiers. SDR hardware scales with ambition [17]:

- **RTL-SDR** (receive-only): FM, ADS-B and DSP lessons.
- **HackRF**: wideband half-duplex work.
- **ADALM-Pluto**: transmit/receive digital-communication teaching (BPSK/QPSK/OFDM).
- **bladeRF and USRP**: MIMO and research testbeds.

GNU Radio itself is a free, block-based real-time signal-processing framework, and the GNU Radio Conference 2023 beginner tutorial packages DSP, SDR and wideband-FM labs as Jupyter notebooks [15].

Antenna projects are feasible on a budget. Carnegie Mellon's board-level RF course runs six labs, from transmission-line network analysis through patch antenna design and characterisation to live beam steering, for under \$9,000 in one-time equipment. It uses the open-source LibreVNA (100 kHz–6 GHz) rather than the NanoVNA, which is limited to 1 GHz [18]. A single team needs only a fraction of that setup.

For a 5G angle, a 2024 conference paper designs a 28 GHz patch with a U-shaped parasitic ground-plane element. In CST it reports -21.4 dB return loss, VSWR 1.18, 2.026 GHz bandwidth and 8.19 dBi gain, and it benchmarks the design against earlier ones [19]. That benchmarking table is the model to follow: a mmWave antenna is usually a simulation-only project for undergraduates, so comparing against published designs is what makes it defensible.

2.5 Signal processing and AI at the edge

Project	Difficulty	Key tools / parts	What it demonstrates
Keyword spotting / voice commands on ESP32	★★	ESP32, microphone, Edge Impulse, TFLite Micro	MFCC features, quantised inference [20]

Project	Difficulty	Key tools / parts	What it demonstrates
Vision wake-word or anomaly detection on a microcontroller	★★-★★★	MCU, TFLite Micro	Architecture search, memory-constrained ML ^[21]
FIR/FFT filter blocks in hardware	★★	Verilog/VHDL	DSP-in-hardware ^[10]

A 2025 study deployed keyword recognition on an ESP32 using MFCC features, a subset of the Google Speech Commands dataset, and Edge Impulse's EON compiler. It reports 87.14% test accuracy, 266 ms latency, and 37% RAM and 27% ROM reductions from quantisation ^[20]. Those figures double as a baseline for a B.Tech team to compare against. The underlying Speech Commands dataset was released openly (CC BY 4.0) specifically so small on-device models can be compared like-for-like ^[22].

Edge Impulse covers the whole workflow of data collection, feature extraction, training and hardware-specific deployment ^[23], so it lowers the barrier. That also means the report must explain what the team did beyond clicking through the pipeline, such as dataset curation, a noise-robustness test, or a model-size-versus-accuracy sweep. MicroNets shows that model latency on microcontrollers scales roughly linearly with operation count, a useful principle for a project that compares model variants ^[21].

2.6 Power electronics and energy

Project	Difficulty	Key tools / parts	What it demonstrates
DC-DC buck converter designed from first principles	★★	LTspice, MOSFET, inductor, controller IC	Duty cycle, ripple, component sizing ^[24]
Buck converter with Type-III compensation and efficiency measurement	★★★	Controller IC, bench instruments	Loop stability, loss budgeting ^[25]
Arduino MPPT solar charge controller (Perturb & Observe)	★★	Arduino, PV panel, 12 V battery	Maximum power point tracking ^[26]
Catalogue topics: inverters, BLDC drives, wireless power transfer, LLC converters	★★-★★★	varies	Broader topic menu ^[27]

Texas Instruments' application notes give an unusually complete design path:

- **SLVA477** provides the step-by-step power-stage equations: maximum duty cycle $D = V_{OUT}/(V_{IN(max)} \times \eta)$, inductor sizing for 20–40% ripple current, diode and capacitor selection ^[24].
- **SLVA432** walks through Type-III compensation for a synchronous buck converter, targeting a crossover near $f_{SW}/5$ with about 60° phase margin, with measured efficiency up to 95% on its reference design ^[25].
- **SLVA057**, the classic reference, derives the buck power stage's steady-state and small-signal behaviour in both continuous and discontinuous conduction ^[28].

A team can simulate the converter in LTspice from these equations, build it, and report predicted-versus-measured ripple and efficiency.

For a renewable-energy angle, a 2024 paper documents an Arduino Uno MPPT charge controller using the Perturb & Observe algorithm for a 12 V battery bank. It cites prior work showing MPPT lifts PV power-extraction efficiency to about 97% ^[26], and it maps naturally onto NBA's sustainability criterion ^[1].

2.7 Biomedical electronics

Project	Difficulty	Key tools / parts	What it demonstrates
Portable ECG monitor with Bluetooth/Wi-Fi streaming	★★	AD8232, ESP32, electrodes	Biopotential acquisition, IoT ^[29]
Cardiac monitor with cloud alerts	★★	Arduino, heartbeat and temperature sensors	Real-time telemetry ^[30]
Heart-disease risk classifier (ML on open datasets) plus sensor prototype	★★-★★★	WEKA/Python, Arduino	Classification, sensitivity/specificity ^[30]
Remote patient-monitoring architecture with LSTM classification (simulation)	★★★	MATLAB, LSTM	Cloud analytics for health data ^[31]

A 2025 preprint builds an ECG and vital-signs monitor around the AD8232 front end and an ESP32, streaming to a Blynk dashboard with display and GSM alerts ^[29]. It pairs well with the LTspice ECG filter chain above ^[9]: simulate the analog front end, then build the digital back end. On the analytics side, an open-access 2018 study reports SVM as the best heart-disease classifier on open datasets (97.53% accuracy, 97.50% sensitivity, 94.94% specificity). The same study also builds an Arduino telemetry prototype ^[30]. Biomedical projects must be framed as prototypes: none of these devices is a certified medical instrument, and the report should say so. Doing so also scores under the ethics and safety factors NBA lists ^[1].

3. Mini Projects vs Final-Year Major Projects

NBA assesses these as separate categories. The major (capstone) project has its own 25-point criterion, while seminars and mini/micro projects share a 10-point criterion, as do internships ^[1]. The difference in expectation follows from that weighting.

Dimension	Mini project (2nd-3rd year)	Final-year major project
Scope	One well-defined function or circuit	A system with several interacting modules
Duration	Weeks to one semester	Typically two semesters with staged reviews ^[2]
Evidence expected	Working demo plus short report	Proposal, mid-term, demo, report, external viva ^[2]
Typical examples	Active filter bank, FSM controller, FM receiver, smart-home relay control	RISC-V pipeline, buck converter with compensation, TinyML keyword spotter, ECG monitor with analytics, patch antenna designed and measured
Novelty bar	Reproducing a known design correctly	Extending, comparing or optimising a known design with measurements

A good strategy is to make the mini project a stepping stone:

- **Analog:** an LTspice filter mini project becomes the analog front end of a final-year ECG system.
- **Digital:** an FSM mini project grows into a RISC-V core.
- **Communication:** an FM receiver becomes an ADALM-Pluto digital link.

Each final-year review then builds on work the student already understands.

4. Tools, Platforms, and Simulation Software

Domain	Simulation / design	Hardware platforms
Analog	LTspice (AC sweep, transient, FFT) ^[9]	Breadboard, op-amps, ADALM2000 ^[8]
Digital / VLSI	Verilog/VHDL, ModelSim testbenches ^[12]	Basys 3, Lattice IceStick ^[10, 13]
Embedded / IoT	Arduino IDE, Blynk cloud ^[6]	Arduino, NodeMCU, ESP32, STM32, Raspberry Pi
Communication / SDR	GNU Radio Companion, Jupyter ^[15]	RTL-SDR, HackRF, ADALM-Pluto, USRP ^[17]
RF / antennas	CST Microwave Studio, HFSS ^[19]	LibreVNA, NanoVNA ^[18]
Edge AI	Edge Impulse, TensorFlow Lite Micro ^[23]	ESP32, ESP32-S3, ESP32-CAM
Power	LTspice, TI design equations ^[24]	MOSFETs, controller ICs, Arduino for MPPT ^[26]
Biomedical	LTspice for front ends, WEKA/Python for ML ^[30]	AD8232, ESP32 ^[29]

Simulation-first workflows cost little and generate the quantitative results examiners want. LTspice in particular covers analog, filter and switching-converter projects before any parts are bought ^[9, 24].

5. Trending Areas and Future-Proof Topics

- **Edge AI / TinyML.** Edge Impulse's authors cite forecasts of more than 5 billion edge-AI-chipset devices by 2025 ^[23]. Keyword spotting and anomaly detection on ESP32-class hardware are now practical undergraduate projects with published baselines ^[20].
- **Open hardware: RISC-V on FPGA.** Open, readable cores like FemtoRV ^[13] and documented pipelined designs ^[12] make processor design accessible, and it is relevant to semiconductor careers.
- **EV and battery electronics.** BMS projects are flagged as one of the most in-demand automotive-embedded types ^[6], and buck-converter design underpins them ^[24].
- **Renewable energy.** MPPT solar charging ^[26] aligns directly with NBA's sustainability-goal criterion ^[1].

- **5G and mmWave antennas.** 28 GHz patch designs are an active publication area ^[19], and low-cost VNAs now put antenna measurement within reach up to 6 GHz ^[18].
- **SDR-based communication.** SDR scales from an FM receiver to 5G/O-RAN research, so one skill set spans mini and major projects ^[17].
- **Connected health.** AD8232-plus-ESP32 systems combine analog front ends, IoT and analytics in one project ^[29, 31].

A study of capstone projects in the Industry 4.0 era finds that the capstone's structure has barely changed in decades, with most change limited to the project topics rather than the process ^[32]. The same study says industry wants attention to non-functional requirements (user experience, innovation) and methods such as Agile and Lean, which traditional capstones underweight ^[32]. A trendy topic delivered with an old-fashioned process is therefore not automatically industry-relevant, because how the team plans, iterates and tests matters as much.

6. Executing and Documenting the Project

Follow the standard project arc

Capstone projects generally move through theme selection, literature and market review, alternative designs, prototype, testing and analysis, conclusions, and final presentation ^[32]. The GNDEC reviews map onto these stages: proposal (problem and feasibility), mid-term (modular design and planning), end-semester (working system), report, and guide assessment ^[2].

Avoid the classic failure modes

A long-serving BYU capstone coach lists the recurring mistakes ^[4]:

- **Ignoring one requirement** because others seem more urgent, so the customer is disappointed.
- **Ordering parts too late** ("We forget to order parts early when they may take weeks to arrive").
- **Leaving no time for things to fail**, even though debugging unseen failures is part of the process.
- **Building only one prototype**, then having nothing to show after destructive testing, and not photographing it first.
- **Over-researching** trivial component choices.

The countermeasures from the same source ^[4]:

- Review requirements as a team monthly.
- Keep a year-long schedule plus a rolling few-week plan, updated weekly with explicit slack for failure.
- Time-box routine decisions.
- Write a prototype test plan with photo and video documentation.

Make results measurable

A five-year study of a capstone course concluded that the course has curricular merit but fails as an outcomes-assessment tool, because findings tend to stay anecdotal rather than measurable ^[33]. For a student, the fix is simple: state quantitative targets at R1 and report measured values against them in the final report. Examples by project type:

Project type	Quantitative targets to state and measure
Filters	Cutoff frequency, attenuation
Converters	Efficiency, ripple
TinyML	Accuracy, latency
Antennas	S11, gain
Processors	Pipeline CPI or maximum clock frequency

Report structure that scores

Given that the report is weighted equally with the end-semester demo ^[2], a strong report includes:

1. **Problem statement** and a survey of existing systems, with at least two or three published comparators.
2. **Specifications** with numeric targets.
3. **Design alternatives** considered and the reason for the chosen one.
4. **Simulation results** (LTspice, ModelSim, CST/HFSS, Edge Impulse) before hardware.
5. **Hardware implementation**, with photographs of each prototype iteration.
6. **Test results** against the specifications, including failures and fixes.
7. **A PO mapping**, covering sustainability, safety, ethics and cost as the NBA criteria expect ^[1].
8. **Limitations and future work**, modelled on the RISC-V dissertation's explicit list of missing features ^[12].

References

1. National Board of Accreditation (India), Self-Assessment Report for UG Engineering Programmes, Tier-II, GAPC v4.0 (January 2025). https://www.nbaind.org/files/2-SAR-UG-EG-T2-14-1-2025_Format_20250115122255.pdf
2. GNDEC Department of ECE, Rubrics for B.Tech Major Project Evaluation (2014 batch onwards). <https://ece.gndec.ac.in/sites/default/files/rubrics%20for%20major%20project.pdf>
3. EdHitch, The 11 Program Outcomes (POs) of NBA: GAPC v4.0 Explained. <https://www.edhitch.com/nba-program-outcomes-11-pos.html>
4. Keep the Big Picture in Mind — The BYU Design Review. <https://www.designreview.byu.edu/collections/keep-the-big-picture-in-mind>
5. Top Final Year Project Ideas for ECE Students 2025–2026. <https://aislyn.in/blog/final-year-project-ideas-ece/>
6. Final Year Embedded System Projects 2025 - Maven Silicon. <https://www.maven-silicon.com/blog/top-embedded-system-projects-2025/>
7. B. Karki, Active Low-Pass Filter Design, Texas Instruments Application Report SLOA049D. <https://www.ti.com/lit/an/sloa049d/sloa049d.pdf>

8. Activity: Active Filtering [Analog Devices Wiki].
<https://wiki.analog.com/university/courses/electronics/electronics-lab-active-filter>
9. Northeastern University EECE 2510 Lab 10: LTspice Analysis of Active Filters.
https://ece.northeastern.edu/courses/eece2150/dimarzio/labs/Lab10_OpAmpFilterLTSpiceDesign-9-21.pdf
10. FPGA Projects - FPGA4student.com. <https://www.fpga4student.com/p/fpga-projects.html>
11. Comprehensive Guide to Final Year VLSI Projects for ECE Students. <https://vlsifirst.com/blog/top-final-year-vlsi-projects-for-ece>
12. D. Ngu Teck Joung, Design and Simulate RISC-V Processor Using Verilog, M.Eng. dissertation, UTAR (2023).
http://eprints.utar.edu.my/5966/1/David_Ngu_Teck_Joung_21AGM06719.pdf
13. B. Levy et al., learn-fpga: FemtoRV RISC-V teaching material (README).
<https://raw.githubusercontent.com/filipkosecek/learn-fpga/master/README.md>
14. Final Year Projects on VLSI for Electronics(ECE) Students. <https://www.skyfilabs.com/blog/final-year-projects-on-vlsi-for-ece>
15. M. Sever, Introductory Tutorial for SDR and GNU Radio Beginners, GNU Radio Conference 2023.
<https://events.gnuradio.org/event/21/contributions/400/attachments/110/269/Introductory%20Tutorial%20for%20SDR%20and%20GNU%20Radio%20Beginners.pdf>
16. An Introduction to SDR's and GNU Radio using an RTL-SDR. <https://www.rtl-sdr.com/an-introduction-to-sdrs-and-gnu-radio-using-an-rtl-sdr/>
17. Best SDR for GNU Radio Projects: Student to Research Setups. <https://www.sdrstore.eu/best-sdr-for-gnu-radio-projects-student-hobbyist-lab-research-setups/>
18. Gonzalez, Zajdel and Carley, Leveraging Inexpensive Lab Tools for Hands-on RF Systems Course, arXiv:2607.23911 (2026). <https://arxiv.org/pdf/2607.23911>
19. Design of an Improved Microstrip Antenna Operating at 28 GHz, FETiCON 2024 (arXiv:2412.20400).
<https://arxiv.org/pdf/2412.20400>
20. Deploying Real-Time Speech Recognition on ESP32 Using TinyML and Edge Impulse.
https://link.springer.com/chapter/10.1007/978-3-031-97907-1_17
21. C. Banbury et al., MicroNets: Neural Network Architectures for Deploying TinyML Applications on Commodity Microcontrollers, MLSys. <https://arxiv.org/abs/2010.11267>
22. P. Warden, Speech Commands: A Dataset for Limited-Vocabulary Speech Recognition, arXiv:1804.03209 (2018). <https://arxiv.org/abs/1804.03209>
23. S. Hymel et al., Edge Impulse: An MLOps Platform for Tiny Machine Learning, MLSys (2023).
<https://arxiv.org/abs/2212.03332>
24. Texas Instruments, Basic Calculation of a Buck Converter's Power Stage, Application Note SLVA477.
<https://www.ti.com/lit/pdf/slva477>
25. Texas Instruments, Power Topology: Buck Converter (Type-III compensation), Application Report SLVA432 (2010). <https://www.ti.com/lit/an/slva432/slva432.pdf>
26. Design and Implementation of an Arduino-Based MPPT Solar Charge Controller, NIU Journal of Humanities (2024). <https://www.niujournals.ac.ug/ojs/index.php/niuhum/article/download/2049/2838/>
27. Top 100 Power Electronics Projects for Engineering Students. <https://instrumentationtools.com/top-100-power-electronics-projects-for-engineering-students/>
28. E. Rogers, Understanding Buck Power Stages in Switchmode Power Supplies, Texas Instruments Application Report SLVA057 (1999). <https://www.ti.com/lit/an/slva057/slva057.pdf>
29. IoT-Enabled Hemodynamic Surveillance System Using AD8232 and ESP32, arXiv:2505.18173 (2025).
<https://arxiv.org/pdf/2505.18173>
30. Heart Disease Detection by Using Machine Learning Algorithms and a Real-Time Cardiovascular Health Monitoring System. <https://doi.org/10.4236/wjet.2018.64057>
31. Remote patient monitoring and classifying using the internet of things platform combined with cloud computing. <https://doi.org/10.1186/s40537-021-00507-w>
32. Shurin, Davidovitch and Shoal, The Capstone Project in the Era of Industry 4.0, The European Educational Researcher. <https://files.eric.ed.gov/fulltext/EJ1287197.pdf>
33. T. R. Currin, The Capstone Design Course and Its Failure to Serve as an Effective Outcome Assessment Tool, ASEE. <https://peer.asee.org/the-capstone-design-course-and-its-failure-to-serve-as-an-effective-outcome->

