Computer Architecture Lab-6: Cache Miss Simulator

Pradeep Mundlik

November 23, 2023

1 Introduction

The objective of this lab exercise is to implement a Cache Miss Simulator, which upon taking configuration and sequence of addresses which to be access, will give Hit or Miss for each address accessed.

```
The cache configuration is provided in a file cache.config in the following format:
SIZE_OF_CACHE (number)
BLOCK_SIZE (number)
ASSOCIATIVITY (number)
REPLACEMENT_POLICY (FIFO or LRU or RANDOM)
WRITEBACK_POLICY (WB or WT)
```

The access sequence is provided in another file (cache.access) in the following format:

Mode: Address
Mode: Address

Mode refers to access mode: R: Read or W: Write Address refers to the memory address that is accessed

2 Code Explanation

2.1 Input Reading

The code starts by reading configuration parameters from "cache.config" file and reads addresses that to be accessed from "cache.access" file.

2.2 Classes

There are different classes implemented for each replacement policy i.e. FIFO, LRU, RANDOM that will take all configuration parameters as agruments. Here, associativity is form 1 (Directly Mapped) upto 16 (Max Set Associativity). For associativity=0 (Fully Associative) case, special classes are implemented i.e. FIFO_FULLY_ASSOCIATIVE, LRU_FULLY_ASSOCIATIVE, RANDOM_FULLY_ASSOCIATIVE

2.3 FIFO

Implementation of FIFO policy (FIFO and FIFO_FULLY_ASSOCIATIVE) is done using queue for each set(single set in case of Fully Associative) in cache. Queue will insert elements(blocks) until its size reches max number of blocks per set. After that, for every insert it will pop one element out. Vector of queue is used, where i^{th} queue in vector is for i^{th} block.

2.4 LRU

For LRU policy (LRU and LRU_FULLY_ASSOCIATIVE), a vector of pair (vector<pair<uint23_t, int>) is maintained for each set, where each pair stores Tag and a integer number (initially 0) that will be incremented every time as address will be accessed. During replacement, block with smallest value of the number will represent least recently used block. So, we will replace that pair with new one (with number as max of all present numbers + 1).

2.5 RANDOM

For LRU policy (LRU and LRU_FULLY_ASSOCIATIVE), a vector of tags is maintained and when it will reach it's max size i.e. number of blocks per set (or total number of blocks in cache for fully associative) then code will generate random index and will replace tag value at generated index.

2.6 WB and WT

Write back is handled same way as reads (assumed write allocate). For write through, when there is miss it is neglected (assumed no write allocate) and hit is handled same way as write back.

3 Testing Code

3.1 Test Case 1: Direct Mapped Cache + Write Through

```
W: 0x10000000
                           R: 0x10000000
                           W: 0x20000004
                           W: 0x1000000C
cache.config
                           R: 0x20000010
      512
                      6
                           W: 0x30000014
 2
      32
                           R: 0x10000018
      1
  3
                           W: 0x2000001C
      FIF0
                           R: 0x50000000
  5
      WΤ
                           W: 0x60000004
                     10
                           W: 0x30000008
                     11
che Miss Simulator/" && g++ main.cpp -o main && "/hom
Address: 0x10000000, Set: 0x0, Tag: 0x80000, Miss
Address: 0x10000000, Set: 0x0, Tag: 0x80000, Miss
Address: 0x20000004, Set: 0x0, Tag: 0x100000, Miss
Address: 0x1000000c, Set: 0x0, Tag: 0x80000, Hit
Address: 0x20000010, Set: 0x0, Tag: 0x100000, Miss
Address: 0x30000014, Set: 0x0, Tag: 0x180000, Miss
Address: 0x10000018, Set: 0x0, Tag: 0x80000, Miss
Address: 0x2000001c, Set: 0x0, Tag: 0x100000, Miss
Address: 0x50000000, Set: 0x0, Tag: 0x280000, Miss
Address: 0x60000004, Set: 0x0, Tag: 0x300000, Miss
         0x30000008, Set: 0x0, Tag: 0x180000, Miss
```

pradeep@pradeep-IdeaPad-5-15ITL05-Ua:~/Documents/II

cache.access

Figure 1: configuration + Sequence + Result

3.2 Test Case 2: FIFO + Write Through + Fully Associative

```
cache.access
                      W: 0x10000000
                      R: 0x10000000
                      W: 0x20000004
                      W: 0x1000000C
                      R: 0x20000010
                      W: 0x30000014
cache.config
                      R: 0x10000018
      512
                      W: 0x2000001C
      32
  2
                      R: 0x50000000
      0
                      W: 0x60000004
                  0
      FIF0
 4
                      W: 0x30000008
      WT
che Miss Simulator/" && g++ main.cpp -o main && "/hom
Address: 0x10000000, Set: 0x0, Tag: 0x800000, Miss
Address: 0x10000000, Set: 0x0, Tag: 0x800000, Miss
Address: 0x20000004, Set: 0x0, Tag: 0x1000000, Miss
Address: 0x1000000c, Set: 0x0, Tag: 0x800000, Hit
Address: 0x20000010, Set: 0x0, Tag: 0x1000000, Miss
Address: 0x30000014, Set: 0x0, Tag: 0x1800000, Miss
Address: 0x10000018, Set: 0x0, Tag: 0x800000, Hit
Address: 0x2000001c, Set: 0x0, Tag: 0x1000000, Hit
Address: 0x50000000, Set: 0x0, Tag: 0x2800000, Miss
Address: 0x60000004, Set: 0x0, Tag: 0x3000000, Miss
          0x30000008, Set: 0x0, Tag: 0x1800000, Miss
 pradeep@pradeep-IdeaPad-5-15ITL05-Ua:~/Documents/
```

Figure 2: configuration + Sequence + Result

3.3 Test Case 3: FIFO + Write Through + 4-way Set Associative

```
cache.access
                        W: 0x10000000
                        R: 0x10000000
                        W: 0x20000004
                        W: 0x1000000C
                        R: 0x20000010
                        W: 0x30000014
                    6
🌣 cache.config
                        R: 0x10000018
      512
                        W: 0x2000001C
      32
                        R: 0x50000000
      4
                        W: 0x60000004
                   10
      FIF0
                        W: 0x30000008
                   11
      WΤ
                     oo g++ main.cpp
    MISS SIMULATOR/
Address: 0x10000000, Set: 0x0, Tag: 0x200000, Miss
Address: 0x10000000, Set: 0x0, Tag: 0x200000, Miss
Address: 0x20000004, Set: 0x0, Tag: 0x400000, Miss
Address: 0x1000000c, Set: 0x0, Tag: 0x200000, Hit
Address: 0x20000010, Set: 0x0, Tag: 0x400000, Miss
Address: 0x30000014, Set: 0x0, Tag: 0x600000, Miss
Address: 0x10000018, Set: 0x0, Tag: 0x200000, Hit
Address: 0x2000001c, Set: 0x0, Tag: 0x400000, Hit
Address: 0x50000000, Set: 0x0, Tag: 0xa00000, Miss
Address: 0x60000004, Set: 0x0, Tag: 0xc00000, Miss
         0x30000008, Set: 0x0, Tag: 0x600000, Miss
```

Figure 3: configuration + Sequence + Result

3.4 Test Case 4: LRU + Write Through + 4-way Set Associative

```
cache.access
                               R: 0x10000000
                               W: 0x20000004
@ main.cpp
                cache.c
                               R: 0x30000008
                               W: 0x1000000C
 cache.config
                               R: 0x20000010
        512
                          6
                               W: 0x30000014
       32
                               R: 0x10000018
       4
                               W: 0x2000001C
       LRU
   4
                               R: 0x30000020
                          9
        WΤ
                               W: 0x10000024
                         10
         Simulator/" && g++ main.cpp -o main && "/nom
Address: 0x10000000, Set: 0x0, Tag: 0x200000, Miss
Address: 0x20000004, Set: 0x0, Tag: 0x400000, Miss
Address: 0x30000008, Set: 0x0, Tag: 0x600000, Miss
Address: 0x1000000c, Set: 0x0, Tag: 0x200000, Hit
Address: 0x20000010, Set: 0x0, Tag: 0x400000, Miss
Address: 0x30000014, Set: 0x0, Tag: 0x600000, Hit
Address: 0x10000018, Set: 0x0, Tag: 0x200000, Hit
Address: 0x2000001c, Set: 0x0, Tag: 0x400000, Hit
Address: 0x30000020, Set: 0x1, Tag: 0x600000, Miss
Address: 0x10000024, Set: 0x1, Tag: 0x200000, Miss
pradeep@pradeep-IdeaPad-5-15ITL05-Ua:~/Documents/IITH
```

Figure 4: configuration + Sequence + Result

3.5 Test Case 5: LRU + Write Back + 4-way Set Associative

```
cache.access
                            R: 0x10000000
                        2
                            W: 0x20000004
                            R: 0x30000008
cache.config
                        4
                            W: 0x1000000C
       512
                            R: 0x20000010
       32
                        6
                            W: 0x30000014
       4
                            R: 0x10000018
       LRU
                            W: 0x2000001C
  5
       WB
                        9
                            R: 0x30000020
                        0
                            W: 0x10000024
                     ωω g++ main.cpp -o main ωω
        Simulator/
Address: 0x10000000, Set: 0x0, Tag: 0x200000, Miss
Address: 0x20000004, Set: 0x0, Tag: 0x400000, Miss
Address: 0x30000008, Set: 0x0, Tag: 0x600000, Miss
Address: 0x1000000c, Set: 0x0, Tag: 0x200000, Hit
Address: 0x20000010, Set: 0x0, Tag: 0x400000, Hit
Address: 0x30000014, Set: 0x0, Tag: 0x600000, Hit
Address: 0x10000018, Set: 0x0, Tag: 0x200000, Hit
Address: 0x2000001c, Set: 0x0, Tag: 0x400000, Hit
Address: 0x30000020, Set: 0x1, Tag: 0x600000, Miss
         0x10000024, Set: 0x1, Tag: 0x200000, Miss
pradeep@pradeep-IdeaPad-5-15ITL05-Ua:~
```

Figure 5: configuration + Sequence + Result