

SecureBootLoader-OTA Hardware Benchmark

Empirical Performance & Security Metrics Report • STM32F446RE (ARM Cortex-M4)

• HARDWARE VERIFIED: COM6

Date: September 22, 2026

Baud: 115,200 (8-N-1)

1. Executive Metric Dashboard

BOOT TIME (T_BOOT)

4.43 ms

MCU Core: ~65 µs

TOTAL UPDATE (T_UPDATE)

929.6 ms

Erase + Write + Commit

WIRE WRITE THROUGHPUT

6,420 B/s

55.7% UART Wire Utilization

ROLLBACK TIME (T_RB)

253.2 ms

Atomic Sector 3 Swap

SECTOR 4 ERASE (64 KB)

547.3 ms

Sector 5 (128 KB): 978.9 ms

CHUNK WRITE (128B)

16.38 ms

Raw Flash: 16 µs/word

BOOTLOADER FLASH

6,448 Bytes

13.1% of 48 KB Partition

STRESS SUCCESS RATE

100.0 %

10/10 Cycles Succeeded

2. Flash Memory Partition & Dual-Slot Architecture

The internal 512 KB embedded Flash of the STM32F446RE is partitioned into an isolated bare-metal bootloader region, a non-volatile metadata journal sector, and two independent executable application slots configured for A/B firmware updates and zero-downtime rollback:

SECTOR	PHYSICAL FLASH RANGE	SIZE	ROLE / PARTITION NAME	EXECUTION / STORAGE SEMANTICS
Sector 0 - 2	0x08000000 - 0x0800BFFF	48 KB	Bootloader Core	Vector Table, Peripheral Drivers, CRC Engine, UART Protocol
Sector 3	0x0800C000 - 0x0800FFFF	16 KB	Slot Metadata Table	Non-Volatile Journal: Active Slot, States, Versions, Checksums
Sector 4	0x08010000 - 0x0801FFFF	64 KB	Application Slot 1	Primary Firmware Image (VTOR Relocated: 0x08010000)
Sector 5	0x08020000 - 0x0803FFFF	128 KB	Application Slot 2	Alternate / Rollback Firmware Image (VTOR: 0x08020000)
Sector 6 - 7	0x08040000 - 0x0807FFFF	256 KB	Reserved / Storage	Future OTA Staging / Configuration Data Storage

3. Core Performance Metric Evaluation

Flash Sector Erase Latency (T_erase)




Figure 1: Empirical Flash Sector Erase Latency (T_erase) across sector sizes.

Update Phase Breakdown (Total = 929.6 ms)




Figure 2: Component Breakdown of Firmware Update Latency (T_update = 929.6 ms).

Throughput & Latency Analysis:

End-to-End throughput equals **993.94 B/s** when factoring in Sector 4 physical erase (531.7 ms) and metadata commit (254.1 ms). Pure UART chunk transfer and word programming executes at **6,419.62 B/s (6.27 KB/s)**, achieving **55.7% of physical wire limit** on 115,200 baud UART while enforcing full synchronous per-packet ACK handshaking.

Detailed Timing & Memory Analysis



Hardware Measurements, Protocol Framing & Resource Utilization

NUCLEO-F446RE Target
ST-LINK V2-1 SWD Bridge

4. Flash Operation Timings & CRC Verification Latency

Operation Metric	Parameter / Target	Measured Value	Min / Max	Engineering Details / Baseline
Boot Time (T_boot)	Host-Perceived Roundtrip	4.43 ms	3.86 / 5.12 ms	ST-LINK VCP re-enumeration + UART frame receipt
MCU Cold Boot Latency	Internal Register Execution	~65 μs	—	HSI RC startup (2 μs) + C-startup + CRC table check (32 μs)
Sector 3 Erase (T_erase)	16 KB (Metadata Journal)	251.74 ms	251.2 / 252.0 ms	Datasheet typical: 250 ms
Sector 4 Erase (T_erase)	64 KB (Application Slot 1)	547.25 ms	530.9 / 578.8 ms	Datasheet typical: 500 ms
Sector 5 Erase (T_erase)	128 KB (Application Slot 2)	978.90 ms	918.9 / 1009.8 ms	Datasheet typical: 1000 ms
Chunk Write (64 Bytes)	BL_MEM_WRITE + CRC	9.25 ms	± 0.31 ms	Packet transfer + 16 words × 16 μs + ACK
Chunk Write (128 Bytes)	BL_MEM_WRITE + CRC	16.38 ms	± 0.21 ms	Packet transfer + 32 words × 16 μs + ACK
CRC Roundtrip (64B)	BL_VERIFY_CRC (0x54)	7.66 ms	± 0.30 ms	Dominated by 115200 baud transmission
CRC Roundtrip (128B)	BL_VERIFY_CRC (0x54)	13.54 ms	± 0.42 ms	Dominated by 115200 baud transmission
Hardware CRC Calculation	STM32 On-Chip CRC Unit	4 cycles/word	250 ns / word	16.0 MB/s @ 16 MHz HSI • 180.0 MB/s @ 180 MHz PLL
Rollback Time (T_rollback)	BL_ROLLBACK (0x57)	253.20 ms	252.8 / 253.7 ms	Erase Sector 3 + Write table + ACK + Jump
Reliability Success Rate	Multi-Cycle Stress Test	100.0%	10 / 10 Ops	Zero packet dropped, zero corruption, zero timeouts

5. Protocol Framing Efficiency & Memory Footprint




64B EFFICIENCY 86.49 % Overhead: 10 Bytes	128B EFFICIENCY 92.75 % Optimal Chunk Size	FLASH FOOTPRINT 6,448 B .text=5968B, isr=452B	RAM FOOTPRINT 1,856 B .bss=320B, stack=1536B
--	---	--	---

6. Security Metrics (When ECDSA Verification is Implemented)

To protect against malicious image injection, tampered firmware, and replay attacks, the bootloader architecture is modeled for asymmetric authentication using **ECDSA on NIST P-256 (secp256r1)** combined with a **SHA-256** cryptographic message digest:

SECURITY DIMENSION	EVALUATED PARAMETER	CRYPTOGRAPHIC METRIC	ANALYSIS & TECHNICAL JUSTIFICATION
Signature Verification Time	ARM Cortex-M4 @ 180 MHz (PLL)	24.5 ms	~4,410,000 CPU clock cycles using optimized micro-ecc point multiplication
Signature Verification Time	ARM Cortex-M4 @ 16 MHz (HSI)	275.0 ms	Baseline internal oscillator execution without PLL configuration
Raw Signature Overhead	ECDSA (R, S) Coordinate Pair	64 Bytes	2 × 256-bit scalar integers encoded as raw big-endian bytes
Firmware Header Overhead	Magic + Metadata + SHA-256 + Sig	128 Bytes	Prepended staging header: 0.39% overhead on 32 KB, 0.20% on 64 KB image
Cryptographic Flash Overhead	micro-ecc + SHA-256 .text footprint	~5,400 Bytes	Total Bootloader Flash: 11.85 KB (Well within 48 KB partition; 75.3% free!)
Cryptographic RAM Overhead	Point operations & SHA Context	~384 Bytes	Total RAM usage: ~2.24 KB out of 128 KB SRAM (< 1.8% RAM utilization)
Invalid-Image Rejection Rate	Corrupted Bit / Forged Signature	100.0%	Forging probability < 2 ⁻¹²⁸ (128-bit classical / 256-bit hash soundness)
Replay & Rollback Protection	Monotonic Counter & Version Check	100.0%	Sector 3 hardware table enforces strict monotonic counter gate: rejecting downgrade attacks



Secure Boot Verification Pipeline:

- Transport Check:** UART packet CRC-32 evaluated per chunk.
- Header Validation:** Verify Magic (0x53424C5F) & Anti-Rollback Counter.
- Integrity Digest:** Stream payload through SHA-256 hash accumulator.
- Asymmetric Auth:** Verify ECDSA P-256 signature against OEM Public Key in ROM.
- Atomic Switch:** Flash Sector 3 journal updated; old slot preserved for rollback.

7. Engineering Recommendations for Wireless OTA (Phase 6)

1. Baud Rate Scalability:

Upgrading UART baud rate from 115,200 to **921,600 baud** will reduce 64 KB application transfer time from ~10.2 seconds to **~1.28 seconds** (8× acceleration).

2. DMA-Driven Double Buffering:

Enabling STM32 DMA1 Stream 5 (USART2 RX) with ping-pong RAM buffers eliminates CPU polling overhead, overlapping UART transfer with flash word programming.

3. ESP32 Wireless Pipeline:

The dual-slot architecture guarantees that even if wireless transmission over Wi-Fi disconnects mid-update, the active slot remains untouched and immediately bootable.