#### ASIC ASSIGNMENT 2

#### MT2021523

#### **PRAFFUL CHOUDHARY**

QUESTION (1): (A) sel\_sense (24 marks) "sel\_sense" is a simple combinational circuit with two inputs and one output. A plain-English behavioral description of the logic is as follows: 1. The circuit has one output, B, and two inputs, A and S 2. The output B is equal to the input A if S = 0 or is equal to the inverse of input A if S = 1.

(i) Write a simple behavioral Verilog code for sel\_sense.

#### SOLUTION:

In this part first, I wrote a behavioral Verilog code of sel\_sense in which I have defined one xor function which will give the same output A whenever the S=0 and otherwise it will provide the ~A as the output.

```
module sel_sense (A,B,S);
input A;
input S;
output B;
assign B=S ? ~A : A;
endmodule
```

Fig:1.1(Behavioral Verilog Code)

(ii) Draw a schematic of a circuit that implements sel\_sense. Your schematic must involve gates like NAND2, NOR2, MUX, INVERTER, XOR, NAND, etc. Choose whichever gates you like to implement the logic.

In this part I draw the schematic of the function by using the universal gate (NOR2) and the Truth table of the function.




Fig 1.2(NOR2 Gate representation of the xor gate)

(iii) write a truth table for the circuit. Based on your truth-table, if you would like to make an alternative schematic for the circuit, please do so, and you can submit that schematic as well.

Α	S	В
0	0	0
0	1	1
1	0	1
1	1	0

Fig(1.3) Truth table of the XOR Gate

Actual gate which we are aiming to obtain (XOR):





Fig:1.4(schematic of sel\_sense)

(iv) Synthesize sel\_sense with the SkyWater HS and MS libraries. Use the ss, 150C, 1.6V corner. Specify an output load cap equal to the input pin cap of an X2 buffer, and a max delay from input to output of 50 ps before the optimization step. Submit the resulting netlists, and your synthesis script.

## Step:1

After read\_hdl sel\_sense ------ gui\_show

We are getting this schematic, this is because after reading the. v file Genus legacy tool automatically generate a schematic with the help of pre-defined gates and components in the tool.



Then after syn\_gen command the tool will start to convert the schematic into new one with the help of predefined generic gates




Fig 1.5 (Schematic after syn\_gen)

After implementing the syn\_map , syn\_opt command the we will get the below schematic , this schematic is basically made with the help of sky130\_fd\_sc\_hs\_ss\_150C\_1v60 lib file.




Fig 1.6 (Schematic after syn\_opt command with the help of HS file)




Fig 1.7 (Schematic after syn\_opt command with the help of MS file)

# Reporting timing /delays with the help of sky130\_fd\_sc\_hs\_\_ss\_150C\_1v60 lib file.

Path S to B and A to B with input to output delay of 50ps.

Generated Generated Module: Technology Operating Wireload m Area mode:	library: conditions:	Genus(TM) Sy Sep 22 2021 sel_sense sky130_fd_so max_auto (bo enclosed timing libro	09:44:0 c_hsss_ alanced_t	0 pm 150C_		_	Generated by Generated on Module: Technology l Operating co Wireload mod Area mode:	: ibrary: nditions:	Genus(TM) Synth Sep 22 2021 09 sel_sense sky130_fd_sc_hs max_auto (balar enclosed timing library	9:47:13 6_ss_15	pm 0C_1v		_	•
Pin	Тур	oe			Delay (ps)	Arrival (ps)	Pin		Туре	Fanout			Delay A (ps)	rrival (ps)
S g147837/A g147837/X B	in port sky130_fd_s out port	sc_hsxor2_1		5.5	+0	0 F 0 171 F 171 F	g147837/B g147837/X	<pre> in port    sky130_f    out port</pre>	d_sc_hsxor2_1		5.0 2.8		+0 +0 +162 +0	0 F 0 162 F 162 F
Exception Timing slack Start-point End-point	: -121ps	nys/del_2' (TIMING VIOL	50ps ATION)		 			-112ps	ys/zipped_path_d (TIMING VIOLATIO			50ps		

Fig 1.8 ( Report Timings of both path A to B and S to B with the help of hs file)

Generated by: Genus(TM) Synthesis Solution 16.25-s068_1 Generated on: Sep 22 2021 11:00:40 pm Module: sel_sense Technology library: sky130_fd_sc_ms_ss_150C_1v60 1.0000000000 Operating conditions: _nominal_ (balanced_tree) Wireload mode: enclosed Area mode: timing library				Generated by: Genus(TM) Synthesis Solution 16.25-s068_1 Generated on: Sep 22 2021 11:07:41 pm Module: sel_sense Technology library: sky130_fd_sc_ms_ss_150C_1v60 1.0000000000 Operating conditions:nominal (balanced_tree) enclosed Area mode: timing library						_			
Pin	Туре	Fanout Loa (ff		Delay A	Arrival (ps)	Pin	Тур	oe	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)
A <<< in port g14_7837/B g14_7837/X sky130_ B <<< out por	fd_sc_msxor2_1	1 5. 1 2.		+0 +0 +193 +0	0 F 0 193 F 193 F	g147837/A g147837/X	in port sky130_fd_s out port	sc_msxor2_1		5.7 2.8	0 69	+0 +0 +204 +0	0 F 0 204 F 204 F
Exception : 'path_del Timing slack : -143ps Start-point : A End-point : B			50ps					ays/del_2' (TIMING VIOL	50ps ATION)				

Fig 1.9 (Report Timings of both path A to B and S to B with the help of ms file)

(v) Put a "don't use" on all XOR and XNOR gates, resynthesize, and submit the resulting netlists for both HS and MS libraries.

## DON'T\_USE XOR, XNOR IN SKY hs file




Fig 1.10 Schematic without xor, xnor gate with hs file

```
module sel_sense(A, B, S);
  input A, S;
  output B;
  wire A, S;
  wire B;
  wire n_13, n_14, n_15, n_16;
  sky130_fd_sc_hs__nand2_1 g16(.A (n_14), .B (n_16), .Y (B));
  sky130_fd_sc_hs__nand2_2 g18(.A (n_13), .B (S), .Y (n_14));
  sky130_fd_sc_hs__inv_8 g20(.A (A), .Y (n_13));
  sky130_fd_sc_hs__nand2_2 g17(.A (n_15), .B (A), .Y (n_16));
  sky130_fd_sc_hs__inv_16 g19(.A (S), .Y (n_15));
endmodule
```

Netlist1(netlist after don't use xor and xnor in hs)




Fig 1.11 Schematic without xor, xnor gate with ms file

```
module sel_sense(A, B, S);
  input A, S;
  output B;
  wire A, S;
  wire B;
  wire n_17, n_18, n_19, n_20;
  sky130_fd_sc_ms__nand2_1 g16(.A (n_18), .B (n_20), .Y (B));
  sky130_fd_sc_ms__nand2_2 g17(.A (n_17), .B (A), .Y (n_18));
  sky130_fd_sc_ms__inv_8 g19(.A (S), .Y (n_17));
  sky130_fd_sc_ms__nand2_2 g18(.A (n_19), .B (S), .Y (n_20));
  sky130_fd_sc_ms__inv_16 g20(.A (A), .Y (n_19));
endmodule
```

Netlist2:(netlist after don't use xor and xnor in hs)

## AFTER DON'T\_USE\_XOR\_XNOR\_HS

Generated by: Genus(TM) Synthesis Solution 16.25-s068_1 Generated on: Sep 22 2021 10:47:27 pm Module: sel_sense Technology library: sky130_fd_sc_hs_ss_150C_1v60 1.0000000000 Operating conditions: max_auto (balanced_tree) Wireload mode: enclosed Area mode: timing library				Gener Gener Modul Techr Opera Wirel Area	Sep 22 sel_sen sky130_ max_aut enclose	0_fd_sc_hsss_150C_1v60 1.0000000000 uto (balanced_tree)								
Pin	Туре		Fanout Load (fF)		Delay (ps)		Pin	Туре		Fanout			Delay (ps)	Arrival (ps)
A <<< g20/A	in port		2 27.6	0	+0 +0	0 F	S g19/A	in port		2	51.8	0	+0	0 F 0
g20/Y g18/A	sky130_fd_sc_h	sinv_8	1 5.8	23		26 R 26	g19/Y g17/A	sky130_fd_sc_hs_	_inv_16	1	5.8	19	+23 +0	23 R 23
g18/Y g16/A	sky130_fd_sc_h	snand2_2	1 3.0	37	+45 +0	71 F 71	g17/Y g16/B	sky130_fd_sc_hs_			2.9	37	+43 +0	66 F 66
g16/Y B <<<	sky130_fd_sc_h out port	snand2_1	1 2.8	53	+52 +0	124 R 124 R	g16/Y B	sky130_fd_sc_hs_ out port	_nand2_1	1	2.8	53	+60 +0	126 R 126 R
Exception Timing sla Start-poin End-point	ack: -74ps nt:A	ys/zipped_p (TIMING VIC			50ps		Timing	ion : 'path_del slack : -76ps point : S int : B				0'	50	ps

Fig 1.12 (Report Timings of both path A to B and S to B with the help of hs file without xor,xnor gates)

## AFTER DON'T\_USE\_XOR\_XNOR\_MS


<b> </b>							=====								=
Generated by: Genus(TM) Synthesis Solution 16.25-s068_1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode: Genus(TM) Synthesis Solution 16.25-s068_1 Sel_2sens Sel_2sense Sel_sense Skyl30_fd_sc_ms_ss_150C_1v60 1.00000000000 Inominal_(balanced_tree) enclosed triming library					Generated by: Genus(TM) Synthesis Solution Generated on: Sep 22 2021 11:26:06 pm Module: sel_sense Technology library: operating conditions:					om 0C_1v6	1v60 1.0000000000				
Pin	Туре	Fanout		Slew (ps)		Arrival (ps)	Pin		Туре		Fanout		Slew (ps)	Delay (ps)	Arrival (ps)
A g20/A	in port	2	54.7	0	+0	0 F	S g19/A		in port		2	29.7	0	+0	0 F 0
g20/Y g18/A	sky130_fd_sc_msinv	_16 1	6.0	22	+28 +0	28 R 28	g19/Y g17/A		sky130_fd_sc_m	sinv_8	1	6.0	26	+32 +0	32 R 32
g18/Y g16/B	sky130_fd_sc_msnar	nd2_2 1	3.1	37	+45 +0	74 F 74	g17/Y g16/A		sky130_fd_sc_m	snand2_2	1	3.0	36	+46 +0	78 F 78
g16/Y B	sky130_fd_sc_msnar out port	nd2_1 1	2.8	60	+69 +0	142 R 142 R	g16/Y B	<b>&lt;&lt;&lt;</b>	sky130_fd_sc_m out port	snand2_1	1	2.8	60	+60 +0	138 R 138 R
	slack: -92ps (TI point : A	zipped_path_ MING VIOLATI		_0'	50p	·s	Excep Timin Start End-p	g sla -poin	: 'path_dela ck : -88ps t : S : B	ys/zipped_p (TIMING VIC		ay_0'		50ps	

Fig 1.13 (Report Timings of both path A to B and S to B with the help of ms file without xor,xnor gates)


(vi) For the HS and MS netlists with no "don't use" directives, plot A->B delay as a function of load capacitance at B. Let the capacitance vary from 0.005 to 0.1 pF. For each cap value, report timing before and after doing an incremental optimization (-incr option). Create plots for S = 0 and for S = 1. Let transition time at A be 0.04 ns. Note that for timing to be reported from A to B, you will need to specify a max delay constraint for that path.

CAPACITANCES (Pf)	HS DELAY (ps) S=0	HS DELAY (ps) S=1	MS DELAY (ps) S=0	MS DELAY (ps) S=1
0.000	139	139	167	167
0.005	110	131	125	157
0.010	130	158	147	189
0.020	146	210	162	250
0.030	158	260	175	310
0.040	177	310	197	370
0.050	196	226	219	254
0.060	216	246	242	277
0.070	135	265	263	298
0.080	254	284	285	320
0.090	273	303	307	342
0.100	292	322	329	364

Table 1 (Delay Vs Capacitances)



Graph 1(HS delay for S=0, S=1 VS Capacitances)



Graph 2(MS delay for S=0, S=1 VS Capacitances)

# Question2)

(B) Buffers in Standard Cell Libraries (6 marks) From the "slow corner" dotlibs of the standard cell libraries in Cadence RAK, and Nangate\_15nm\_OCL, fill out the table below for the buffer of drive strength 2: [The number of rows in the table is only for the purpose of indication] Cell Name Name of Input Pin Capacitance of Input Pin (pF)

CELL NAME	NAME OF INPUT PIN	CAPACITANCE OF INPUT PIN
BUF_X2(slow.lib of Cad RAK max)	PIN-A	0.00060159pF
BUF_X2(nangate_15nm_OCL_slow_conditional_nldm.lib)	PIN-I	0.839939fF

Table 2: (Calculating the capacitances in standard files)

```
prafful@prafful-Lenovo-ideapad-310-15IKB:~/homework2$ grep -A 50 'cell (BUFX2)' slow.lib | grep -A 5 'pin(A)'
   pin(A) {
      direction : input;
      input_signal_level : RAIL_VDD;
      capacitance : 0.000601595;
      rise_capacitance : 0.000601052;
      fall_capacitance : 0.000601595;
```

Fig 1.14(Showing the capacitance and input pin in CADENCE RAK)

Fig 1.15(Showing the capacitance and input pin in Nangate15nm)

# QUESTION (3)

(i) Write behavioral Verilog code for a combinational logic function called "mux\_comparator" that compares two three-bit numbers x and y, and outputs whichever one of the two numbers is numerically less. Output should be called z. Verify it simulates as expected

```
module mux_comparator(x,y,z);
input [2:0] x;
input [2:0] y;
output reg[2:0] z;
always @(*)
begin
  if(x>y) z=y;
  else if(x<y) z=x;
  else z=0;
end
  endmodul@</pre>
```

Fig 1.16(Behavioral Verilog code for mux\_comparator)




Fig 1.17(Simulation result of mux\_comparator)

(ii) Specify the load capacitance at all outputs to be equal to the input pin capacitance of a drive-strength=2 buffer from the standard cell library, using the table you generated in Section B. Specify the transition time at all inputs to be 100 ps. Set a "max delay" constraint of 250 ps from all Put this value in the table Don't put this value in the table inputs to all outputs. Put these specifications in an SDC file called "mux\_comparator\_.sdc"

```
set_input_transition -rise 0.1 [get_ports "x"]
set_input_transition -rise 0.1 [get_ports "y"]
set_input_transition -fall 0.1 [get_ports "x"]
set_input_transition -fall 0.1 [get_ports "y"]
set_max_delay 0.25 -from x -to z
set_max_delay 0.25 -from y -to z
set_load 0.000601595 z
```

Fig (1.18 SDC file for mux\_comparator for Cadence\_RAK)

HERE I ASSUME that 0.839939pF capacitance rather that 0.000839939 it gives me a different schematic when I changed the load capacitance, I tried out this load and found out something really new, here the schematic is without any unknown combinational box

```
set_input_transition -rise 0.1 [get_ports "x"]
set_input_transition -rise 0.1 [get_ports "y"]
set_input_transition -fall 0.1 [get_ports "x"]
set_input_transition -fall 0.1 [get_ports "y"]
set_max_delay 0.25 -from x -to z
set_max_delay 0.25 -from y -to z
set_load 0.839939 z
```

Fig (1.19 SDC file for mux comparator for Nan Gate15nm)

- (iii) Synthesize this function with the libraries Cadence RAK and Nangate\_15nm\_OCL. Submit the three netlists that result
- a) CADENCE\_RAK





Fig (1.20 Schematic of mux\_comparator after using Cadence\_RAK)

Netlist3: (netlist after of mux\_comparator after using cadence\_RAK)

#### NanGate\_15nm\_OCL\_slow\_conditional\_nldm

This circuit is more understandable because all the gates are used here rather than any particular unknown box.



Fig(1.21 Schematic of mux\_comparator after using NanGate\_15nm\_OCL\_slow\_conditional\_nldm)

```
module mux_comparator(x, y, z);
        input [2:0] x, y;
output [2:0] z;
        wire [2:0] x, y;
wire [2:0] z;
      wire [2:0] z;
wire n_2, n_12, n_48, n_111, n_117, n_137, n_139, n_140;
wire n_141, n_251, n_296, n_297, n_298, n_299, n_300, n_301;
wire n_302, n_303, n_306, n_313, n_314, n_315, n_320, n_321;
wire n_322, n_349, n_350, n_351;
AOI21_X1 g1069__7654(.A1 (n_48), .A2 (n_12), .B (n_2), .ZN (z[2 AOI22_X1 g1078__2006(.A1 (n_117), .A2 (x[1]), .B1 (n_302), .B2 (y[1]), .ZN (n_12));
NAND2_X1 g1083__6789(.A1 (x[2]), .A2 (y[2]), .ZN (n_2));
AOI22_X1 g1079__1099(.A1 (n_137), .A2 (x[0]), .B1 (n_306), .B2 (y[0]), .ZN (n_48));
                                                                                                                                                                                                                                                   .ZN (Z[2]));
      A0122_X1 g1079__1099(.A1 (n_137), .A2 (x[0]), .B1 (n_306), .B2 (y[0]), .ZN (n_48);

INV_X8 g18(.I (x[2]), .ZN (n_111));

INV_X1 g31(.I (y[1]), .ZN (n_117));

NAND2_X1 g259(.A1 (n_141), .A2 (n_322), .ZN (z[1]));

NAND4_X2 g66(.A1 (n_139), .A2 (n_140), .A3 (x[1]), .A4 (y[1]), .ZN
      NAND4_X2 g66(.A1 (n_139), .A2 (n_240), ... (n_141));

NAND2_X2 g67(.A1 (n_137), .A2 (n_306), .ZN (n_139));


INV_X8 g69(.I (y[0]), .ZN (n_137));

NAND2_X2 g68(.A1 (y[0]), .A2 (x[0]), .ZN (n_140));

INV_X4 g1134(.I (y[2]), .ZN (n_251));

OAI22_X1 g287(.A1 (n_296), .A2 (n_298), .B1 (n_300),
                                                                                                                                                                                 .B1 (n_300), .B2 (n_303), .ZN
      .ZN (n
                                                                                                                                                                                                           296));
                                                                                                                                                                                                 (n_298));
                                                                                                                                                                            -ZN
                                                                                                                                                                                                (n_297));
(n_300));
                                                                                                                                                                            -ZN
                                                                                                                                                                             .ZN
                                                                                                                                                                              .ZN (n_299));
.B1 (n_302), .B2 (y[1]), .ZN
      AOI22_X2 g291(.A1 (n_301), .A2 (y[2]), .B1 (n_302), .B2 (y[1]), (n_303));
INV_X8 g296(.I (x[2]), .ZN (n_301));
INV_X8 g299(.I (x[1]), .ZN (n_302));
INV_X8 g299(.I (x[0]), .ZN (n_306));
NOR2_X2 g11(.A1 (n_301), .A2 (y[2]), .ZN (n_313));
NOR2_X2 g1143(.A1 (n_314), .A2 (y[1]), .ZN (n_315));
INV_X8 g1144(.I (x[1]), .ZN (n_314));
NOR2_X1 g89(.A1 (n_351), .A2 (n_321), .ZN (n_322));
NOR3_X2 g90(.A1 (n_111), .A2 (n_320), .A3 (y[2]), .ZN (n_321));
INV_X16 g93(.I (y[1]), .ZN (n_320));
NOR3_X2 g21(.A1 (n_349), .A2 (n_350), .A3 (x[2]), .ZN (n_351));
INV_X4 g24(.I (x[1]), .ZN (n_349));
INV_X16 g22(.I (y[2]), .ZN (n_350));
INV_X16 g22(.I (y[2]), .ZN (n_350));
INV_X16 g22(.I (y[2]), .ZN (n_350));
endmodule
```

Netlist4: (netlist after of mux comparator after using NanGate 15nm OCL slow conditional nldm)



Fig(1.22 Schematic of mux\_comparator after using NanGate\_15nm\_OCL\_fast\_conditional\_nldm)

```
mux_comparator(x, y, z);
     input [2:0] x, y;
output [2:0] x, y;
wire [2:0] x, y;
wire [2:0] z;
     .ZN (z[2]));
                                                                                                                                           .B1 (n_300), .B2 (n_303), .ZN
     (2[0]);

NOR2_X2 g290(.A1 (n_313), .A2 (n_315),

NAND2_X1 g289(.A1 (n_297), .A2 (y[0]),

NAND2_X2 g292(.A1 (n_111), .A2 (y[2]),

NAND2_X1 g288(.A1 (n_299), .A2 (x[0]),

NAND2_X2 g293(.A1 (n_251), .A2 (x[0]),

AOI22_X2 g291(.A1 (n_301), .A2 (y[2]),
                                                                                                                                         -ZN
                                                                                                                                                     (n_296));
                                                                                                                                                      (n_298));
                                                                                                                                      .ZN
                                                                                                                                                      (n_297));
(n_300));
                                                                                                                                         -ZN
                                                                                                                                                      (n_299));
                                                                                                                                                     (n_302), .B2 (y[1]), .ZN
     AOI22_X2 g291(.A1 (n_301), .A2 (y[2]), .B1 (n_302), .B2 (y[1]), (n_303);
INV_X8 g296(.I (x[2]), .ZN (n_301));
INV_X8 g298(.I (x[1]), .ZN (n_302));
INV_X8 g299(.I (x[0]), .ZN (n_306));
NOR2_X2 g11(.A1 (n_301), .A2 (y[2]), .ZN (n_313));
NOR2_X2 g1143(.A1 (n_314), .A2 (y[2]), .ZN (n_315));
INV_X8 g1144(.I (x[1]), .ZN (n_314));
NOR2_X1 g89(.A1 (n_351), .A2 (n_321), .ZN (n_322));
NOR3_X2 g90(.A1 (n_111), .A2 (n_320), .A3 (y[2]), .ZN (n_321));
INV_X16 g93(.I (y[1]), .ZN (n_320));
NOR3_X2 g21(.A1 (n_349), .A2 (n_350), .A3 (x[2]), .ZN (n_351));
INV_X4 g24(.I (x[1]), .ZN (n_349));
INV_X16 g22(.I (y[2]), .ZN (n_350));
Indmodule
endmodule
```

Netlist5: (netlist after of mux comparator after using NanGate 15nm OCL fast conditional nldm)

(iv) In each case, identify the critical path from input to output, listing the max\_delay from input to output. List the number of standard cells in the critical path.

## A)CADENCE\_RAK MAX\_TIMING

```
Generated by:
Generated on:
Ge
```

B) NanGate\_15nm\_OCL\_slow\_conditional\_nldm MAX\_TIMING

C) NanGate\_15nm\_OCL\_fast\_conditional\_nldm MAX\_TIMING

Generated by Generated on Module: Technology 1 Operating co Wireload mod Area mode:	: ibrary: nditions:	Genus(TM Sep 24 2 mux_comp NanGate fast (ba enclosed timing l	2021 parato _15nm alanco	01:30 or _OCL : ed_tre	0:48 ar revisio		.25
Pin	Туре	Fanout				Arrival (ps)	
y[2]	in port	6	40.2	0	+0		R
g1119/I					+0	_	
g1119/ZN	INV_X16	1	1.7	0	+0		F
g1118/B1				_	+0	0	
g1118/ZN	OAI22_X2	1	1.9	6	+3		R
g153/A1 g153/ZN	NANDA VA		1.2	3	+0		F
g133/ZN g1068 7837/A1	NAND2_X2	1	1.2	3	+2		
		1	0.0	2	+2	_	R
g1068 7837/ZN					+2	0	13

- (v) In each case, identify the min\_delay path and tabulate the min delay. List the number of standard cells in the min\_delay path.
  - A) CADENCE\_RAK MIN\_TIMING

path 132:

Pin	Туре	Fanout				Arrival (ps)	
x[1] g2995/A	in port	4	24.8	100	+0 +0	Ø F	₹
g2995/Y	INVX16	1	0.8	29	+39	39 F	F
g29753002/B0 g29753002/Y z[1]	OAI22X1 out port	1	0.6	92	+48 +0	87 F 87 F	
	out point					۰	
Timing slack : Start-point :	'path_delay: 163ps x[1] z[1]	s/zipped	l_path	n_dela	ay_0'	250ps	

B) NanGate\_15nm\_OCL\_slow\_conditional\_nldm MIN\_TIMING

path 72:

Pin	Type	Fanout			_	Arrival (ps)
x[2] g1083 6789/A1	in port	5	21.8	0	+0	0 F 0
g10836789/ZN g1069 7654/B	NAND2_X1	1	1.0	2	+1 +0	1 R
g10697654/ZN z[2]	AOI21_X1 out port	1	0.8	4	+2 +0	4 F 4 F
Timing slack : Start-point :	'path_delay -4ps ( x[2] z[2]			_	ay_0'	0ps

C) NanGate\_15nm\_OCL\_fast\_conditional\_nldm MAX\_TIMING


path 72:

Pin	Type	Fanout			Delay (ps)	Arrival (ps)
x[2] g1081 9719/A1	in port	5	18.5	0	+0 +0	0 F 0
g10819719/ZN g1070 1142/B	NAND2_X1	1	1.1	2	+2 +0	2 R
g10701142/ZN z[2]	AOI21_X1 out port	1	0.8	3	+2 +0	4 F 4 F
Exception :	path_delay:	s/zipped	 d_path	dela	ay_0'	0ps

Timing slack : -4ps (TIMING VIOLATION)

Start-point : x[2] End-point : z[2] (vi) Change the three-bit numbers x and y to eight-bit numbers. Resynthesize, and report the number of standard cells in the critical (max\_delay) path for just the Cadence RAK PDK.

```
module mux_comparator(x,y,z);
input [7:0] x;
input [7:0] y;
output reg[7:0] z;
always @(*)
begin
if(x>y) z=y;
else if(x<y) z=x;
else z=0;
end
endmodule</pre>
```



Fig(1.23): Schematic of eightbit number mux\_comparator

# **THANKYOU**

# Submitted By: Prafful Choudhary MT2021523