


# HDL Assignment 1: FULL Adder Circuit

Name: Vanteddu Thanishq

Roll No: S20200020311


Code:

Test code:

```
testbench.sv  SV/Verilog Testbench

1 module test; //By Vanteddu Thanishq
2   //S20200020311, HDL
3   reg A,B,C; //inputs A,B,C
4   wire Sum,Carry; //Outputs Sum and Carry
5   fulladder dut(A, B, C, Sum, Carry);
6   initial
7   begin
8     A=1'b0; //Defining A = 0 at initial
9     #40 A=1'b1;
10    #40 $finish;
11  end
12  initial
13  begin
14    B=1'b0; //Defining and initiating input B
15    #20 B=~B;
16    #20 B=~B;
17    #20 B=~B;
18    #20 $finish;
19  end
20  initial
21  begin
22    C=1'b0; //DEfining and Initiating input C
23    #10 C=1'b1;
24    #10 C=1'b0;
25    #10 C=1'b1;
26    #10 C=1'b0;
27    #10 C=1'b1;
28    #10 C=1'b0;
29    #10 C=1'b1;
30    #10 $finish;
31  end
32  initial
33  begin
34    $monitor($time," A = %d", A , " B= %d" , B," C= %d",C," SUM
35    = %d", Sum , " CARRY = %d" , Carry);
36  end
37 endmodule
```

## Design Code:

```
design.sv 
1 module fulladder(A,B,C,Sum,Carry);
2   input A,B,C; //inputs
3   output Sum,Carry; //Outputs
4   wire p,q,r;
5   and a1(q,A,B); //AND of A and B equal to q
6   and a2(r,p,C); //AND of p and C equal to r
7   xor a3(p,A,B); //AND of A and B equal to p
8   xor a4(Sum,p,C); //Defining Sum
9   or a5(Carry,q,r); //Defining Carry
10 endmodule
```

## Output:

[2023-01-13 13:13:51 EST] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out

```
0 A = 0 B= 0 C= 0 SUM = 0 CARRY = 0
10 A = 0 B= 0 C= 1 SUM = 1 CARRY = 0
20 A = 0 B= 1 C= 0 SUM = 1 CARRY = 0
30 A = 0 B= 1 C= 1 SUM = 0 CARRY = 1
40 A = 1 B= 0 C= 0 SUM = 1 CARRY = 0
50 A = 1 B= 0 C= 1 SUM = 0 CARRY = 1
60 A = 1 B= 1 C= 0 SUM = 0 CARRY = 1
70 A = 1 B= 1 C= 1 SUM = 1 CARRY = 1
```

Done

