HDL Assignment 1: FULL Adder Circuit

Name: Vanteddu Thanishq

Roll No: S20200020311

Code:

Test code:

```
testbench.sv
                                                         SV/Verilog Testbench
  1 module test; //By Vanteddu Thanishq
     //S20200020311, HDL
        reg A,B,C; //inputs A,B,C
        wire Sum, Carry; //Outputs Sum and Carry
     fulladder dut(A, B, C, Sum, Carry);
 5
      initial
 6
        A=1'b0; //Defining A=0 at initial
 8
        #40 A=1'b1;
 9
       #40 $finish;
 10
 11
     end
     initial
 12
     begin
 13
 14
        B=1'b0; //Defining and initiating input B
 15
        #20 B=~B;
        #20 B=~B;
 16
        #20 B=~B;
 17
        #20 $finish;
 18
    end
    initial
 20
      begin
 21
          C=1'b0; //DEfining and Initiating input C
 22
         #10 C=1'b1;
         #10 C=1'b0;
 24
          #10 C=1'b1;
 25
          #10 C=1'b0;
 26
          #10 C=1'b1;
 27
          #10 C=1'b0;
 28
 29
          #10 C=1'b1;
          #10 $finish;
 30
 31
       end
    initial
 32
 33
       begin
         $monitor($time," A = %d", A , " B= %d" , B," C= %d",C," SUM
   = %d", Sum , " CARRY = %d" , Carry);
        end
 35
 36
   endmodule
```

Design Code:

```
module fulladder(A,B,C,Sum,Carry);
input A,B,C; //inputs
output Sum,Carry; //outputs
wire p,q,r;
and al(q,A,B); //AND of A and B equal to q
and a2(r,p,C); //AND of P and C equal to r
xor a3(p,A,B); //AND of A and B equal to p
xor a4(Sum,p,C); //Defining Sum
or a5(Carry,q,r); //Defining Carry
endmodule
```

Output:

```
[2023-01-13 13:13:51 EST] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out

0 A = 0 B= 0 C= 0 SUM = 0 CARRY = 0

10 A = 0 B= 0 C= 1 SUM = 1 CARRY = 0

20 A = 0 B= 1 C= 0 SUM = 1 CARRY = 0

30 A = 0 B= 1 C= 1 SUM = 0 CARRY = 1

40 A = 1 B= 0 C= 0 SUM = 1 CARRY = 0

50 A = 1 B= 0 C= 1 SUM = 0 CARRY = 1

60 A = 1 B= 1 C= 0 SUM = 0 CARRY = 1

70 A = 1 B= 1 C= 1 SUM = 1 CARRY = 1
```

