## **EE619A SPICE Project**

Done by:-

Nithin Kumar(22104066)

Prajeeth Babu Kodru(22104071)

Harsha Kurma(22104038)

Aravindasai Bura(22104019)

Amit Kumar(22104011)

## **QUESTION 1 :** Simulation of symmetrical and skewed CMOS inverter, and pass transistor

Minimum sized NMOS parameters:-

Channel length(Ln) =  $180\mu m$ 

Channel Width(Wn) =  $400\mu m$ 


Minimum sized PMOS parameters:-

Channel length(Lp) =  $180\mu m$ 

Channel width(Wp)=  $800 \mu m$ 

#### PART A:


Since  $2\mu_p=\mu_n$  , we take W/L ratio of pmos twice as that of nmos




## VTC of minimum sized inverter:



## Calculation of VOL, VIL, VOL, VOH





VOL = 658.459 mV

VIL = 2.013 mV

VIH = 2.73 mV

VOH = 4.11 mV


High noise margin = VOH – VIH = 1.38 mV


Low noise margin = VIL - VOL = 1.4428 mV

Noise immunity of inverter

#### VTC of inverter when S=1,2,4:-

#### Schematic:






As S increases, VTC shifts towards right

#### **PART B:**


(i) When no external capacitance is attached.


#### Fall Time:







Fall time delay when S is 1 = 150.19  $\mu s$ Fall time delay when S is 2 = 145.24  $\mu s$ Fall time delay when S is 4 = 143.167  $\mu s$ 







#### Rise Time:






Rise time delay when S is 1 = 149.53  $\mu s$ Rise time delay when S is 2 = 145.122  $\mu s$ Rse time delay when S is 4 = 142.51  $\mu s$ 






#### (ii) When external capacitance(5pF) is attached:



#### Rise time:




Rise time delay when S is 1 = 149.53  $\mu s$ 

Rise time delay when S is 2 = 145.122  $\mu s$ 


Rse time delay when S is 4 = 142.51  $\mu s$ 

S=1 S=2






S=3




#### Fall Time:





Fall time delay when S is 1 = 149.41  $\mu s$ 

Fall time delay when S is 2 = 144.989  $\mu s$ 


Fall time delay when S is 1 = 143.16  $\mu s$ 









#### Current drawn when capacitor is not connected:



## Current drawn when capacitance is connected:





## Power dissipation:



## **PART C:**


(i) VTC when Kn = 1,2,4:






As Kn increases, VTC shifts towards left

## (ii) VTC when Kp = 1,2,4






As Kp increases, VTC shifts towards right

#### **PART D:**

#### When Kp is varied(Kp=1,2,4) and Kn is fixed.


(i) Rise time delays when external capacitor is not attached:




Rise time delay when Kp is 1 = 149.55  $\mu s$ 

Rise time delay when Kp is 2 = 127.11  $\mu s$ 


Rise time delay when Kp is  $4 = 78.04 \ \mu s$ 





## (ii) Fall time delays when external capacitor is not attached:



Fall time delay when Kp is 1 = 78.611  $\mu s$ Fall time delay when Kp is 2 = 127.2885  $\mu s$ Fall time delay when Kp is 4 = 149.154  $\mu s$ 







### (iii) Rise time delays when external capacitor is attached:





Rise time delay when Kp is 1 = 148.99  $\mu s$ 

Rise time delay when Kp is 2 = 127.243  $\mu s$ 


Rise time delay when Kp is 4 = 78.303  $\mu s$ 








### (iv) Fall time delay when capacitor is attached:




Fall time delay when Kp is 1 = 78.633  $\mu s$ 

Fall time delay when Kp is 2 = 126.89  $\mu s$ 

Fall time delay when Kp is 4 = 149.86  $\mu s$ 





### When Kn is varied(Kn=1,2,4) and Kp is fixed.

(i) Rise time delay when no external capacitance is connected




Rise time delay when Kn is 1 = 13.824  $\mu s$ 

Rise time delay when Kn is 2 = 16  $\mu s$ 

Rise time delay when Kn is 4 = 25.451  $\mu s$ 








#### Rise time delay when external capacitance(5pF) is connected: (ii)




Rise time delay when Kn is 1 = 16.05  $\mu s$ 

Rise time delay when Kn is 2 = 14.1  $\mu$ s

Rise time delay when Kn is  $4 = 24.91 \,\mu s$ 





Vert

Vert

Vert


502.45062mV

4.5064102V

4.0039595V

283985


### (iii) Fall time delay when external capacitor is not connected:




Fall time delay when Kn is 1 = 13.33  $\mu s$ 

Fall time delay when Kn is 2 = 13.12  $\mu s$ 

Fall time delay when Kn is 4 = 13.081  $\mu s$ 








## (iv) Fall time delay when external capacitor(5pF) is connected:





Fall time delay when Kn is 1 = 13.14  $\mu s$ 

Fall time delay when Kn is 1 = 13.3  $\mu s$ 

Fall time delay when Kn is 1 = 13.07  $\mu s$ 









# <u>Current drawn from the power supply when capacitor is not connected at the output:</u>

(i) When Kp is varied(Kp=1,2,4) and Kn is fixed




(ii) When Kn is varied(Kn=1,2,4) and Kp is fixed



# <u>Current drawn from the power supply when capacitor is connected at the output:</u>

(i) When Kp is varied(Kp=1,2,4) and Kn is fixed



(ii) When Kn is varied(Kn=1,2,4) and Kp is fixed

