Filter Caching for Free: The Untapped Potential of the Store-Buffer

Spectredown (# 4)
Prajeeth.S
(190050117)

I. SUMMARY

The authors have identified the potential of the store buffer to act as a filter cache. They have presented a unified store queue/buffer/cache to cache data that has been written back to memory and predict hits to avoid L1/TLB probes and save energy. They demonstrate increase in the Store buffer hit rates, reduction in dynamic energy on the SPEC2006 benchmark without causing avoiding performance degradation and incurring minimal storage overhead.

II. DETAILS

- Standard Store-queue/buffer(SQ/SB) is a circular FIFO consisting of two components. Store queue(SQ) allows stores to retire under cache misses my maintaining order among stores. When the store is committed, it is moved from Store queue(SQ) to the Storage buffer(SB). It follows an aggressive eviction policy where the entry is SB is removed right after writing back to cache.
- Owing to the small size and aggressive eviction policy, SQ/SB utilization and the hit rate is low. So, programs are not able to benefit from the low latency of SQ/SB hits. SQ/SB intrinsically has the probe and copying overheads required for a filter cache.
- A portion of the unified SQ/SB structure is used as a Storage Buffer Cache(SBC), and the combined structure becomes S/QBC. To reduce accesses to L1/TLB, after writing back to cache from SB, the block is moved to the SBC, allowing maximum hit rates until there is a space requirement. In order to predict if the S/QBC gives a hit, a memory dependence predictor based on store-distances is used. Handling the SBC synonym problem(two Virtual addresses mapping to the same physical address) that occur requires at most one TLB access.
- To handle problems due to coherence(where another core can modify data unknown to S/QBC), the SBC entries are flushesd only under restricted conditions depending on the Cache invalidation protocol.
- To avoid flushing too many entries, the authors propose to add extra dirty bits to each cache line that correspond to a "color" or "epoch". On Invalidation/Eviction at a cache line in L1, entries in SBC with the same color as the L1 line are flushed. The others remain unaffected.

III. STRENGTHS

- The proposed SBC requires minimal storage overhead (only 2 or 3 bits per cache line).
- The SBC is a logical portion of the unified SQ/SB.
 So, moving entries from SB to SBC does not require any copying of data. It suffices to maintain a pointer to mark the boundary between SB and SBC and move it accordingly.
- Using only 2 extra bits(3 colors), the performance improvements nearly match that of the Optimal SQ/SB(which delays write back until there is a space requirement), and hence sufficient for practical usage.

IV. WEAKNESSES

- Degradation of performance is observed in cases with low read locality and inaccurate memory dependence predictors leading to serialization of S/QBC and L1/TLB probes.
- Performance Improvements are very minimal in case of Parallel Workloads as there are more frequent invalidations and evictions.
- Usage of a finite number of extra dirty bits for color does not eliminate unnecessary flushing from SBC caused due to a relatively old store.

V. EXTENSIONS

- The authors have described the coherence protocol for the Total Store Ordering memory model(TSO). This can be extended to weaker memory models.
- The coherence protocol has been described for the simple MESI cache invalidation protocol. This can be extended to more complex MOESI/MESIF protocols.

Filter Caching for free: The Untapped potential of the Store Buffer -> Large + search on allow stores to every load.

retire under a miss, hiding the latency.

Currently,

probing SB, LI, TLB -> and whether a hit in SB

all are done in can avoid TLB, LI probes.

parallel.

(Unified Store queue)

Properties Free caching, of store cheap coherence, free x accurate hit prediction.

Store queue: a) keep track of original stores' order.

b) Forward data to load instructions that address

the same memory location of an uncommitted store.

But, when they are redy to commit, they may

be stalled due to cache misses.

So SB

Empty Committed, committed, ready to write committed

To avoid load latency. SQ/SB, L1/TLB are parallely probed. If the address matches a store in the SQ/SB, data is forwarded from the youngest store that matches the address.

due to low size, aggressive eviction > low utilization (Show Fig. here) G ≤ 20 1. - 62 1. time on SPEC2006. C> ≤ 40%. - 85% of the time Hit ratio - very low except a few not useful, as it is subsumed by the low hit ratioiter eache: a very small cache between the CPU and L1. few cache lines with high associativity

Low hit rates -> probing probing to copying from L1.

SOISB is a perfect accessing LI. candidate Optimal SQISB - Increase arg (Fig 4) Maybe, reduce Li/TLB accesses (15%) and energy savings. (131/.) for most benchmarks, as size 1, reduction in 56 - Intel - good for most of them 1000 th that 80 00 we me

was the product their matchase this

wan laka

Store Buffer Cache: How to reduce LI/TLB accesses? Lo madures delay writebacks so that we'll get hit in SO/SB. Not good enough - Too much delay leads to lesser availability I one should predict when more capacity is needed. Lythis requires: (i) accurately predicting store - misses (ii) doing (i) ASAP much to write back.

10BC -: Lo Instead of delay, write back to L1, Similar to a traditional St. S/0BC -? G But, keep a copy in SBC.

S/OBC - implemented as a circular queue

can knove from SQ -> SB, SBC Braze SB-> not get written back SB-> SBe using pointers
>> No extra storage/ copying written

buffer cache synonyms:

Translation from VA > PA regd. Generally, La, sa, SB, SBC hold both physical x virtual address. But, if PA not found, then perform 1 TLB access.

A load hit on a SBC entry with no PA requires only 1 TLB access. > for earlier store, and no need for the later load.

Coherence: Keeping clean copies creates coherence problems. SBC'S data has been written to LI. It some other core has modified the data block, hits in S/OBC can return incoherent values. MESI_invalidation protocol. invalid was a priet on - Shared wer Pred/Busedxis) (I) RRd (Bus Rdx (E) predi Bus Rdx . W man BusRd

Bushd

2 naire sols:

forward any invalidation that reaches

L1 and any L1 eviction to the 5/0BC.

we can selectively invalidate individual

entries in the SBC

energyexpensive

store written to L1 => 'M'state.

Store written to L1 => 'M'state.

L1 invalidations of cache lines of E/3 can be rignored.

However if not in M state, we cant say if it

affects SBC or not.