Take A Way: Exploring the Security Implications of AMD's Cache Way Predictors

Spectredown (# 4) Prajeeth.S (190050117)

I. SUMMARY

The authors have reverse engineered AMD's L1D Cache way predictor, resulting in two new attacks - COLLIDE + PROBE and LOAD + RELOAD. They demonstrate a covert channel with improved transmission rate over the state-of-the-art, a key recovery attack on AES T-tables and an entropy reducing attack on ASLR of the Linux kernel. Finally, they provide some countermeasures for mitigation.

II. DETAILS

- The way predictors lead to only one comparison of the cache tag per set. Every cache line is associated with a μTag, an unknown hash of its virtual address. On a memory load, only the way with the same μTag as the hash of the incoming address, leading to lesser power consumption. It disallows two virtual addresses with same μTag in the same set, causing eviction of one due to the access of the other.
- A pool of virtual addresses is partitioned into sets, each containing addresses with the same μ Tag. The hash function is assumed to be linear and is recovered using the sets constructed above.
- COLLIDE + PROBE: Exploit the fact that two virtual addresses in the same set can't have the same μ Tag. The attacker and the victim must share the same logical core. To monitor victim's access to a virtual address v, the attacker chooses another address v' such that $\mu_v = \mu'_v$. First, the attacker accesses v', updating the μ Tag. Next, the victim is scheduled to perform its operations. Finally, if the victim had accessed v, v' would've been evicted, leading to an increased access time for the attacker.
- LOAD + RELOAD: Exploits the fact that two virtual addresses of the same set can't have the same physical tag. To attack the memory location with virtual address v, the attacker chooses another virtual address v' that has the same physical tag as v, and loads it. Then, the victim is scheduled

- to perform its operations. Finally, if the victim had accessed v, v' would've been evicted, leading to an increased access time for the attacker.
- The authors provide a few countermeasures Dynamic disabling of the Way predictor(in case of continuous misses), keyed hash function (uses context-dependent keys which are updated regularly), State flushing (flushing the way predictor on a context switch), and finally, a purely software based mitigation(mapping secret data n times, such that it can accessed from n different virtual addresses with different μTags).

III. STRENGTHS

- The attacks require only virtual addresses to monitor the victim, which are easier to obtain than the physical addresses(as it does not involve any address translation)
- Collide+Probe provides cache line level monitoring of the victim's access without using shared memory.
- The probe phases of both the attacks are highly efficient since it might require at most an L2 cache access to detect a miss.
- The Collide+Probe attack is used in a high transmission rate covert channel, significantly better than
 the state-of-the-art values.
- Load + Reload attack can be used to perform cross thread attacks.

IV. WEAKNESSES

- High-precision timers are required to distinguish between an L1 hit and a miss, which the rdtsc instruction of AMD is unable to provide.
- Collide + Probe requires the attacker and victim to share the same logical core, while the load + reload attack requires shared memory.

V. EXTENSIONS

As way predictors make their way into Intel processors, this work can be extended to them as well.

Take a way: Exploring the Security implications of AMD's Cache way predictors -> AMD introduced way Predictors for L1D cache

to predict in which cache way a certain addr. is located.

-> This paper reverse engineers this way prediction in micro archs. from 2011-2019-10 25-05 1944

Two attacks - Collide + Probe - attacker can Load + Reload organismemory access without PA/

accurate memory-access

muitraces not victim on same core sons one who has

Demonstrate a covert channel, which is also used -> key Recovery attacksoob 090 @

-> Also propose Countermeasures

AMD has always focused on non inclusive / exclusive LL AMD lises as LID cache way predictor starting from Computes a prag amos microarch

using an unknownhash function, the <u>VA</u>. using this site a flookup on prediction table gives the carle way.

reduced power & So, lonly one consumption & line is checked perset claim, Hash func re-engineered - found Collide + Probe > MTag collisions of VA Lo no need for shared mem.

Ly no need for knowledge of physical address.

Load + Reload: exploit the fact that a physical mem. location can reside only once in the LAD cache. rdtsc - provides unprivileged access to a model - specific register returning the current cycle count. AND had a 1-cycle res. until Zen microarch After, 20-35 cyc. > It is very difficult to observe one time events, of shorter duration APERF improved accept accessed in Kernel mode AMD introduced way predictor, that gives the beed only one check/setypoto reduce power wood consumption utage = f(VA) = s can be known only from svA => CPU doesn't have to wait for a TUB lookup If there is no evinulared evinular match for MTag, then early miss creating weeks: Cetwa poolive of printual addr. that imapotorthe same cache set. [bits 6-11] AV sort good out har mording one grice friend access of randomnothing of guide of other ysi = some virtual oddr. in time for vx after accessing vsi, the set Si, the sets formed add vx to Si. so far on the she create Sn+1 = { Vx3.

men brief to learn

esolo los knowledge of physical address.

Every VA in the same set gives the same hash recovered 256 sets (28) => need to know the bits of VAI that map to these sets Assumption that linear hash function. h(va) = linear combination busing XORS.

Ys = a12 X12 D : ... mod ab-1, Xb-1

0-5 - line offset] cantabe used 00/09
6-11 - Set conversem rother a common value for all

addresses in 6-11 - Set converse returned addresses in set s. Solving this yields an "unordered" set of bits that form the Mashbayer

Two ribling threads Statically particioned

If data structures of way predictor were competitively shared, one thread can influence another. But, in experiments, no such collision was found. => Use of per throad info for selecting data entry

Collide + Probes If address A, accessed, MTag computed , of another address with same Htag accessed, collision occurs: => fetch from L2D cache.

4 Attacker - unprivileged, on same logical core, can also force victim's code execution.

Collide: Virtual addr. V, V' Schedule victim: victim is scheduled to access V. scheduled to access V. accesses v', => MTag updated

Probe: Access V'. If time > threshold, victim has accessed v.

road + Reload: Attacker can execute unprivileged code, need not be the same logical CPU thread. Attack on VA v, shared hw attacker x victim Load: Find VAVI that has same physical tag as v. D V inaccessible from LIDscheduling victim: Access V. => LiD miss; > accesses

value from L2, invalidating v. Reload: Accessing. [1007/0 502 - 2.0 160 and sulmi Counter measures: 102 - 11-2 s Dynamic Way predictor - disable if lot of misses b keyed hash functions. Solving Anis Lo State flushing Histograms collisions gradies out Lo Uniformly distributed a data structures of way predictor were competitively of luse souther