Microprocessor and Computer Architecture Laboratory UE22CS251B

4th Semester, Academic Year 2023-24

Date:03-04-2024

Name: ANKIT	H GOW	DA B S	SRN:PES2UG	622CS077	Section : B	
Week#	6		Exercise:	1		

- 1. Use PARACACHE SIMULATOR for the exercise below given the following configuration .
 - a. Cache Size: 32 words
 - b. Memory Size: 131072 words[main memory].
 - c. Block Size: 4 words.Use Write back policy

Also, repeat the exercise for Write through policy.

Include One Screenshot(for Write Back Cache) with

i) Cache Address Table showing the splitup of the address fields for the requests generated by the processor


Write Policies Write Back	Vrite Through			≡ DIREC	T MAPPED CACHE				
● Write On Allocate		Instruction	Breakdown		Memory Bl	ock			
		TAG	INDEX	OFFSET	B. 0 W. 0	B. 0 W. 1	B. 0 W. 2	B. 0 W. 3	
Cache Size (power of 2)	32	12 bit	3 bit	2 bit	B. 1 W. 0	B. 1 W. 1	B. 1 W. 2	B. 1 W. 3	
Memory Size (power of 2)	131072	12.00	0.011	200	B. 2 W. 0	B. 2 W. 1	B. 2 W. 2	B. 2 W. 3	
Wellioly Size (power of 2)	131072				B. 3 W. 0	B. 3 W. 1	B. 3 W. 2	B. 3 W. 3	
Offset Bits	2				B. 4 W. 0	B. 4 W. 1	B. 4 W. 2	B. 4 W. 3	
Oliset Bits	2				B 5 W 0	B 5 W 1	B.5 W 2	B 5 W 3	
Reset	Submit	■ Cache Ta	hlo						

ii) Screenshot showing the Cache Table


Generating random numbers



Cache Table




iii) Screenshot showing hit and miss rates



Include One Screenshot(for Write Through Cache) with


i) Cache Address Table showing the splitup of the address fields for the requests generated by the processor




ii) Screenshot showing the Cache Table Generating random numbers



Cache Table



iii) Screenshot showing hit and miss rates



Microprocessor and Computer Architecture Laboratory
UE22CS251B

4th Semester, Academic Year 2023-24


Date:03-04-2024

Name: ANKITH GOWDA B S		SRN:PES2UG22CS077	Section : B			
Week#	_6	Exercise:3				
3. Try using PAR	ACACHE SIMULATOR	for the exercise for the following c	onfiguration .			
Cache Size: 32 words						
Memory Size: 16-bit memory address						
Block Size: 16 words.						
Use Write ba	Use Write back policy					
Also, repeat	Also, repeat the exercise for Write through policy.					

a.) Write Back

Include One Screenshot for each case with


- i) Cache Address Table showing the splitup of the address fields for the requests generated by the processor
- ii) Screenshot showing the Cache Table



Ⅲ Cache Table


Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	01100111010	BLOCK 674 WORD 0 - 15	0
1	1	01000110101	BLOCK 46B WORD 0 - 15	0

iii) Screenshot showing hit and miss rates



b.) Write Through

i) Cache Address Table showing the splitup of the address fields for the requests generated by the processor



ii) Screenshot showing the Cache Table

Ⅲ Cache Table

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	00000110100	BLOCK 68 WORD 0 - 15	0
1	1	01011111010	BLOCK 5F5 WORD 0 - 15	0

iii) Screenshot showing hit and miss rates

Statistics Hit Rate : 0% Miss Rate: 100% List of Previous Instructions: Load 1B1 [Miss] Load 5C24 [Miss] Load 6B5 [Miss] Load DDBB [Miss] Load C4DC [Miss] Load 5F53 [Miss] Load F164 [Miss] Load 19CB [Miss] Load EA4A [Miss] Load 689 [Miss]

Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Name: ANKITH GOWDA B S

SRN: PES2UG22CS077

Section: B

Date: 03-04-2024