

Lab2)


Design:

```

module mult_if(a, b, c, d, sel, z);
input a, b, c, d;
input [3:0] sel;
output z;
reg z;
always @(a or b or c or d or sel)
begin
z = 0;
if (sel[0]) z = a;
if (sel[1]) z = b;
if (sel[2]) z = c;
if (sel[3]) z = d;
end
endmodule

```

Schematic



In the synthesized design of lab2, the inputs to the first SELECT_OP in the chain

(sel[0] and a or 0) have the longest delay to the output z. The inputs to the last SELECT_OP in the chain (sel[3] and d) have the shortest delay to the output.

Lab3)

Design

```

module mult_if_improved(a, b_is_late, c, d, sel, z);
input a, b_is_late, c, d;
input [3:0] sel;
output z;
reg z, z1;
always @(a or b_is_late or c or d or sel)
begin
z1 = 0;
if (sel[0])
z1 = a;
if (sel[2])
z1 = c;
if (sel[3])
z1 = d;
end
endmodule


```

```

if (sel[1] & ~(sel[2]|sel[3]))
z = b_is_late;
else
z = z1;
end
Endmodule

```

Schematic



Lab4)

Design:

```

module single_if(a, b, c, d, sel, z);

```

```

input a, b, c, d;

```

```

input [3:0] sel;

```

```

output z;

```

```

reg z;

```

```

always @(a or b or c or d or sel)

```

```

begin

```

```

z = 0;

```

```

if (sel[3])

```

```

z = d;

```

```

else if (sel[2])

```

```

z = c;

```

```

else if (sel[1])

```

```

z = b;

```

```

else if(sel[0])

```

```

z = a;


```

```

end
endmodule

```

schematic:



Lab 5)

Design:

```

module case1(a, b, c, d, sel, z);
input a, b, c, d;
input [3:0] sel;
output z;
reg z;
always @(a or b or c or d or sel)
begin
case (sel)
4'b1xxx: z = d;
4'bx1xx: z = c;
4'bxx1x: z = b;
4'bxxx1: z = a;
default: z = 1'b0;
endcase
end
endmodule

```

Schematic:

Schematic

