


22 September 2021 08:56


## Assignment: A.4: FPGA-LCD Interfacing





of freq. f' HZ





- ( We have defined a 16-bit Dummy signal "div"
- & In Process-1; 16-bit UP counter sensitive to I of KMHz clock
- 1 MSB of "div" is assigned to Dummy signal Ica-fam
- Freq. of ucd from =  $\frac{f_{clk}}{2^{16}} = \frac{12 \text{ MHz}}{65536} = \frac{183 \text{ Hz}}{65536}$
- Process-2 is sensitive to 1st & clk-fsm & it defines state m/c
  Transitions.






Figure 2.1: Interfacing of LCD with FPGA on kit

### Pin Assignment (UCF Location) for Pushbuttons:


Signal Name	XC3S250E-PQ208	XCS6LX9-TQG144
(KO)	P204	P27
K1	P194	P16
K2	P184	P15
K3	P183	P14
K4	P174	P7
K5	P175	P8
K6	P169	NC
K7	P159	NC


Table 5.1: Pin Assignment (UCF) for Pushbuttons

#### Pin Assignment (UCF Location) for Clock Sources:

Signal Name	XC3S250E-PQ208	XC6SLX9-TQG144
RESET		P32
(Clock_12MHz)	P80	P55
Clock_7.5MHz	P78	NC
Clock_15MHz	P77	NC
Clock_30MHz	P83	NC
Clock_32kHz	P75	NC
Clock_555	P132	P120

Table 12.1: Pin Assignment (UCF) for Clock sources





# (\*) Video Tutorial Link:-

#### PRACTICAL-10: FPGA-LCD INTERFACING

