## (\*) Assignment: A.3 Synthesize, Simulate & Download VHDL Model for FIFO: > F.I.F.O = First - In - First - Out ⇒ It is a Memory > Memory Organisation: ⇒ Consider a Memory which can store P' no of bits ⇒ These 'P' bits which be distributed in 'P' No of memory cells > These P' cells will be organised as (M Rows) X (N COLUMNS) => (MXN) is known as Memory-Layout/Memory organisation ⇒ M = No of WORDS ( Yertical-spread of Memory) > N = WORD-Length (Horizontal-spread of Memory) → Memory Representation N = WORD - Length LSB (MXN) Structure MSB DN-1 DN-2 DN-3 To be created WO -> 2nd word W1 because there is $W2 \rightarrow$ No Predefined M' No. of words (MXN) Structure in YHDL WM-2> ←Has to be given a valid - name . Let mem' be the name > Thus MEMORY is a 2D-element > This MEMORY (MXN) can thus be visualised as a VERTICAL- STACKING of M', N-bit Registers ⇒ We know the VHDL- Statement for creating N-bit Register as: Signal\_name: < MODE > STD\_LOGIC\_VE(TOR (N-1 DOWNTO 0); ⇒ If we want to Create M' such N-bit Registers; the VHDL Statement 15 :-(MXN) 2D-Structure in YHDL; syntax is TYPE Structure-name Is ARRAY (O TO M-1) OF STD\_LOGIC\_VECTOR (N+ DOWNTO O);

TYPE Structure\_name Is ARRAY (O 10 M-1) OF STD\_LOGIC\_VECTOR (NH DOWNTO 0);

User-defined Creates Vertical Creates Horizontal Spread

valid - name Spread of Size M' of Size - N'

⇒ So, the Syntax for creating 32-bit Memory-structure organised as (4×8) will be as follows:-


## TYPE Mem Is ARRAY (O TO 3) OF STD\_LOGIC\_YECTOR (7 DOWNTO 0);

⇒ So, the Syntax for creating 4096-bit Memory-structure organised as 512 words of 1-Byte each is as follows:

TYPE Mem Is ARRAY (OTO SII) OF STD\_LOGIC-VECTOR (7 DOWNTO 0);


#### TYPE Mem Is ARRAY (O TO 3) OF STD\_LOGIC-VECTOR (7 DOWNTO 0);


⇒ SYNTHESIS of the above VHDL- Statement infers the following HIW:-



- > Real FIFO = (Only Memory pointers, No-Address)
- ⇒ 2 Flags which indicate whether FIFO = Empty/ Full.
- ⇒ It has data ilp, data olp (8-bit)

# ⇒ Block - Diagram:





### & Function Tables

Ysł	clk	addr	rd_wr	d-out	empty	Full	
1	X	×	×	(00) <sub>6</sub>	1	0	← Reset Action
0	V	00	Ö	mem (a)	0	1	Read-operation
7	1	11	0	mem (3)	:	1	C Keam - operation
0 :	,	00	1	1	0	0	} Write- operation
0	1	11	1	T T	Ö	0 <b>1</b> .	S Special

Seperate process > Created