

## \* Assignment : A.3

### \* Synthesize, Simulate & Download VHDL Model for FIFO :-

⇒ F.I.F.O = First - In - First - Out

⇒ It is a Memory

⇒ Memory Organisation :-

⇒ Consider a Memory which can store 'P' no. of bits

⇒ These 'P' bits which be distributed in 'P' No. of memory cells


⇒ These 'P' cells will be organised as (M Rows) X (N COLUMNS)

⇒ (M X N) is known as Memory-Layout/ Memory organisation

⇒ M = No. of WORDS (Vertical-spread of Memory)

⇒ N = WORD-LENGTH (Horizontal-spread of Memory)

⇒ Memory-Representation



⇒ Thus MEMORY is a 2D-element

⇒ This MEMORY (M X N) can thus be visualised as a VERTICAL-STACKING of 'M', N-bit Registers

⇒ We know the VHDL-statement for creating N-bit Register as:-

Signal-name : <MODE> STD\_LOGIC\_VECTOR (N-1 DOWNT0 0);

⇒ If we want to Create 'M' such N-bit Registers; the VHDL Statement is :-

\* To create an (M X N) 2D-structure in VHDL ; syntax is

TYPE Structure-name IS ARRAY (0 To M-1) OF STD\_LOGIC\_VECTOR (N-1 DOWNT0 0);

TYPE Structure-name IS ARRAY (0 to M-1) OF STD\_LOGIC\_VECTOR (N-1 DOWNTO 0);

↓  
User-defined valid-name

Creates Vertical spread of size 'M'

Creates Horizontal spread of size 'N'

⇒ So, the Syntax for creating 32-bit Memory-structure organised as (4 x 8) will be as follows:-


TYPE mem IS ARRAY (0 To 3) OF STD\_LOGIC\_VECTOR (7 DOWNTO 0);

⇒ So, the Syntax for creating 4096-bit Memory-structure organised as 512 words of 1-Byte each is as follows:-

TYPE mem IS ARRAY (0 To 511) OF STD\_LOGIC\_VECTOR (7 DOWNTO 0);

TYPE mem IS ARRAY (0 To 3) OF STD\_LOGIC\_VECTOR (7 DOWNTO 0);

⇒ SYNTHESIS of the above VHDL-statement infers the following H/w:-





⇒ Real FIFO = (Only Memory pointers, No-Address)

⇒ 2 Flags which indicate whether FIFO = Empty/Full.

⇒ It has data i/p, data o/p (8-bit)

⇒ Block-Diagram:-





### \* Function Table:-

rst	clk	addr	rd_wr	d-out	empty	full	
1	X	X	X	$(00)_{16}$	1	0	← Reset Action
0	↓	00	0	mem(0)	0	1	} Read-operation
↓	⋮	↓	↓	⋮	⋮	⋮	
0	↓	11	0	mem(3)	0	1	
0	↓	00	1	↑	0	0	} Write-operation
⋮	⋮	↓	↓	NA	0	0	
0	↓	11	1	↓	0	1	

\* TVM :- I/p's = rst, clk, addr, rd\_wr.

Seperate process ⇒ ✓  
 ↓  
 created by Tool ✓