

* SPPU Assignment :- A-2 * Universal Shift Register (USR) (4-bit) \Rightarrow SR (Shift Register) is a system which shifts bits from $L \rightarrow R$ or $R \rightarrow L$ ⇒ SR can accept i/p bits in a Serial / Parallel Fashion €) Hence we have 2 options → Serial-In (SI) → Parallel - In (PI) > SK can output the stored bils in a serial/Parallel Fashion ★ Hence we have 2 options → Serial - out (SO) > Parallel -out (Po) ⇒ A SR which allows all combinations of above 4 options is called as USP > Thus USR has . 4 operating modes :i) SISO ii) SIPO iii) PISO iv) PIPO → USR is basically a Register ie Memory ⇒ Being a Memory it has the following aspects: ⇒ It has a Master-Reset (Asynchronous)(Independent of CLOCK) (Negative Edge Triggered) ⇒ It is Clock-Driven — → It has Mode-select → _ T (Positive Edge Triggered) = 2-bit → Based on All of the above facts, BD, FT of USR can be:-

		Power Hierarchy :-		
√ st →	1977.0	Z/p Signals	Power - Level	
	→ Sout	')		
		LZF	\odot	H
USR4		clk	(2)	





- The above 4 operations will happen subject to :-
 - 0 = 32r
 - @ At the arrival of I of clk.

For
$$rst = 1$$
:

Sout = 0

Pout = 0000

- (*) Mode Latency = No of clock cycles needed to execute the Mode
- (*) Mode-Latency of Each Mode:

MODE

Latency (No. of clock cycles needed)

(1) SISO

$$4(SI)+4(SO)=8$$

(2) SIPO

 $4(SI)+1(PO)=5$


(3) PISO

 $1(PI)+4(SO)=5$

(4) PIPO


 $1(PI)+1(PO)=2$

1





* How to check status of clock?



- (*) Checking the Arrival of Falling-edge:
 - (1) IF (CIK'EVENT AND CIK = 'O') THEN
 - 2) IF falling-edge (CIK) THEN
- (*) Checking the Arrival of Rising-edge:
 - 1) IF (CIK'EVENT AND CIK = '1') THEN
 - 2) IF rising-edge (CIK) THEM

* Writing PROCESS for mode in TVM:

mode: PROCESS

mode <= "00"; WAIT FOR 80 ms;

mode <= "OI"; WAIT FOR SO NS;

mode <= "lo" WAIT FOR 50 MS;

mode <= "11"; WAIT FOR 20 NS;

END PROCESS;