

Chapter 03: RTL and HDL

Hari K.C.

Department of Software Engineering
Gandaki College of Engineering and Science


Microoperations

- The operations to be performed at one unit time(One T state) is microoperation.
- It is a set of 1 or 2 operations that can be accomplished with a single clock pulse.

Register Transfer Language:

It is a symbolic notation for microoperation.

It is a HDL(hardware description language) in which the microoperation define literally is expressed in a language that can be used to transfer the data among the registers is called RTL.



HDL:

It is used to specify the conditions and transfer of the operation that corresponds to the system configuration.

It is used to specify logic of the system.

VHDL :

VHDL can specify both the logic and implementation of the system.

VHDL : VHSIC hardware description language
(Very high speed integrated circuit)

```
USE TEXTIO.all, mypackage.all;
-----  
ENTITY module IS
    PORT (X, Y: IN BIT; Z: out BIT_VECTOR(3 DOWNTO
        0);
END module;
-----  
ARCHITECTURE behavior OF module IS
    SIGNAL A, B: BIT_VECTOR(3 DOWNTO 0);
BEGIN
    A(0) <= X AFTER 20 ns; A(1) <= Y AFTER 40 ns;
    PROCESS (A)
        VARIABLE P, Q: BIT_VECTOR(3 DOWNTO 0);
    BEGIN
        P := fft(A);
        B <= P AFTER 10 ns;
    END PROCESS;
    Z <= B;
END behavior;
```

Data transfer through microoperation

- Let us consider the digital system with two 1 bit registers X and Y.
- $X \leftarrow Y$, copying the contents of register Y to X.
- Microoperation just specify the transfer to be made not on how to copy data.
- There are two types of Connection:
 - a) Direct Connection
 - b) Creating a Bus


Direct Connection

- The set of microoperation is sufficient for designing its data path, the connection between components used for data transfer.
- Direct connection is also called as Direct path.



Creating a Bus

- Using a Bus , data are transferred from one register to other registers.



- RTL uses a compact notation

Condition : Microoperation

so, the transfer can be written as:-

$\alpha : X \leftarrow Y$



Use direct connection to show the data transfer:

- 1) $\alpha : X \leftarrow Y \leftarrow Z$
- 2) $\alpha : X \leftarrow Y, Z \leftarrow Y$

Arithmetic and logical microoperations

- ADDITION : $X \leftarrow X + Y$
- SUBTRACTION : $X \leftarrow X - Y$ OR $X \leftarrow X + Y' + 1$
- INCREMENT: $X \leftarrow X + 1$
- DECREMENT : $X \leftarrow X - 1$
- AND'ING : $X \leftarrow X \wedge Y$
- OR'ING : $X \leftarrow X \vee Y$
- XOR : $X \leftarrow X \oplus Y$
- NOT : $X \leftarrow X'$

SHIFT MICROOPERATION

4 TYPES OF SHIFT

- 1) LINEAR SHIFT**
- 2) CIRCULAR SHIFT**
- 3) ARITHMETIC SHIFT**
- 4) DECIMAL SHIFT**

LINEAR SHIFT

- Linear shift left:

if $X = 1011$, then performing linear shift left.

$$\text{shl}(X) = 0110$$

- Linear shift right:

if $X = 1011$, then performing linear shift right

$$\text{shr}(X) = 0101$$

Circular shift

Circular shift left:

if $X = 1011$

then, $\text{Cil}(X) = 0111$

Circular shift right

if $X = 1011$

then, $\text{Cir}(X) = 1101$

Arithmetic shift

- **Arithmetic shift left**

if $X = 1011$

then

$$\text{ashl}(X) = 1110$$

Arithmetic shift right

if $X = 1011$

then $\text{ashr}(X) = 1101$

Decimal shift

- It act like linear shift but it works for block of bits rather than single bits.

Decimal shift left:

if $X = 1001\ 0111$

then $dshl(X) = 0111\ 0000$

Decimal shift right:

if $X = 1001\ 0111$

then $dshr(X) = 0000\ 1001$


RTL for Digital system


- RTL can be used to specify the behavior of the sequential digital system.

Example 1: Let us consider a flipflop. Its function is given by single RTL statement.

LD : $Q \leftarrow D$

When LD input is high, the value on D input is loaded and made available on Q output. This happens on rising edge of clock pulse.





When CLR = 1, the flipflop is set to 0 (zero).

LD : $Q \leftarrow D$

CLR: $Q \leftarrow 0$

When D, LD and CLR are equal to 1, the above system fails.


The RTL code is:

- 1) CLR' LD : $Q \leftarrow D$
- 2) LD: $Q \leftarrow D$
- 3) CLR : $Q \leftarrow 0$
- 4) LD' CLR : $Q \leftarrow 0$

RTL code for JK flipflop

Truth Table

J	K	CLK	Q
0	0	↑	Q_0 (no change)
1	0	↑	1
0	1	↑	0
1	1	↑	\bar{Q}_0 (toggles)



The RTL code for jk flipflop with clock pulse (CLK) high

- 1) $J' K : Q \leftarrow 0$
- 2) $J K' : Q \leftarrow 1$
- 3) $J K : Q \leftarrow Q'$

When $J=K=0$, no condition is met and flipflop retains its previous value. so, no RTL statement is needed.

Specification and implementation of digital systems

- Consider the system with four, 1 bit flipflops.
- Given the RTL statements

j : M \leftarrow A

o: A \leftarrow Y

h: R \leftarrow M


n: Y \leftarrow R , M \leftarrow R

Direct connection for the given RTL

⇒ It is possible to transfer data using direct connections. But for register M, which receive data from either register A or register R. So, a multiplexer can be used to select correct input under condition 'n'. $R^{(1)}$ is passed through. This condition is sufficient to drive the select input of multiplexer.


4 flipflops
1 multiplexer(2×1)

The flipflop is loaded when $j=1$ or $n=1$



Bus connection for given RTL

This design can be implemented by using a bus & tristate buffer.



j : M ← A
o : A ← Y
h : R ← M
n : Y ← R , M ← P

Modulo – 6 counter

Modulo 6 counter $2^3 = 8$

To design a modulo 6 counter, first we need to specify the function of counter using RTL. Then, we implement RTL code using digital logic.

The modulo 6 counter is a 3 bit counter that counts $s_0 \rightarrow s_1 \rightarrow s_2 \rightarrow s_3 \rightarrow s_4 \rightarrow s_5 \rightarrow s_0$ reset.

$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 0$.

The output C is 1 when going from s_5 to s_0 (5 to 0)

State table:

Present state	UP (U)	Next state	C
$s_0 000$	0	$s_0 000$	1
$s_0 000$	1	$s_1 001$	0
$s_1 001$	0	$s_1 001$	0
$s_1 001$	1	$s_2 010$	0
$s_2 010$	0	$s_2 010$	0
$s_2 010$	1	$s_3 011$	0
$s_3 011$	0	$s_3 011$	0
$s_3 011$	1	$s_4 100$	0
$s_4 100$	0	$s_4 100$	0
$s_4 100$	1	$s_5 101$	0
$s_5 101$	0	$s_5 101$	0
$s_5 101$	1	$s_0 000$	1

000 → 001 → 010 → 011 → 100 → 101 → 000

S0

S1

S2

S3

S4


S5

S0

110 S₆ (000) X 000 1
 111 S₇ (000) X 000 1 0 0 2

The additional states S₆ & S₇ to handle the case when mod-6 counter powers up in an invalid state.

State diagram:



⇒ when counter value is 000 to 100 & its U (up) signal is asserted, the output of counter is incremented. i.e.

$$(S_0 + S_1 + S_2 + S_3 + S_4) U$$

under this condition, C is also set to 0.

$$S_0, V \leftarrow V+1, C \leftarrow 0$$

Thus, $(S_0 + S_1 + S_2 + S_3 + S_4) U : V \leftarrow V+1, C \leftarrow 0$

Additional states

S₆

S₇

for invalid state and errors

A state diagram is a diagram to describe the behavior of a system considering all the possible states of an object when an event occurs. This behavior is represented and analyzed in a series of events that occur in one or more possible states. Each diagram represents objects and tracks the various states of these objects throughout the system.

when counter is in state s_5 ($v=101$)
 & $U=1$, the counter must be reset to 000
 & C must be 1 i.e.,

$$S_5 U : V \leftarrow 0, C \leftarrow 1$$

For invalid state, regardless of value of U,


$$(S_6 + S_7) : V \leftarrow V+1, C \leftarrow 0 \text{ or } 1.$$

Thus, the behaviour of modulo 6 counter can be expressed as

$$(S_0 + S_1 + S_2 + S_3 + S_4) U : V \leftarrow V+1, C \leftarrow 0$$


$$S_5 U + S_6 + S_7 : V \leftarrow 0, C \leftarrow 1$$

So, the implementation of RTL code for modulo 6 counter using Register.



Register, decoder and adder used for the implementation of modulo 6 counter.

Using Counter



Using counter to implement the modulo-6 counter

Introduction to VHDL

VHDL \Rightarrow VHSIC hardware description language

RTL is a pseudolanguage which does not have a formal language. (Ambiguity). Some ambiguity can be removed by VHDL.

VHDL Syntax :-

Very High Speed Integrated circuit (VHSIC) hardware description language.

VHDL

VHDL is a standard for designing the digital system. a) VHDL has its ^{formal} syntax as other high programming language have. (C, C++, Java). b) Designer creates a design files using that syntax. c) The designer then synthesizes the design using different design packages accepted by VHDL. This is similar to compiling the program. i.e. checking the syntax & syntactical errors but ~~not~~ not logical errors.

* Advantages of VHDL

- 1) VHDL is used to design IC's & application specific IC's (ASICs), PLD
- 2) VHDL offers portability. VHDL can be synthesized by any design system supported by VHDL
- 3) VHDL files are device independent
- 4) VHDL designs can be simulated.
- 5) VHDL files provide good documentation of system design

Designer can design the system using a high level of abstraction such as finite state machine down to low level digital

VHSIC Hardware Description Language

logic implementation.

Disadvantages:

- 1) VHDL source code often are long & difficult to follow at low level of abstraction.
- 2) VHDL are difficult to understand.
- 3) VHDL does not provide detail about its design implementation.

* VHDL design code

It has 3 parts:-

- a) library declarations
- b) entity section
- c) architecture section.

a) Library declaration: This section is simple. It consist of statements that specify libraries to be accessed & modules of those libraries to be used. The most commonly used library is IEEE. Out of the modules in this library, the std-logic-1164 library is used. This module specifies input & output declaration for designer to use.

Sections of VHDL code

Library section

Entity section

Architecture section

```
library IEEE;  
use IEEE.STD_LOGIC_1164.all;
```

b) Entity section: The designer specifies the name of design & its inputs & outputs.

The basic format of this section is

entity module-name is

Part 4 C

input₁, input₂, ... input_p: in std-logic

output1, output2, -- output0 : out std-logic;

`inout1, inout2, -- inoutn; inout std-logic;
buffer1, buffer2, -- bufferm; buffer std-logic;`

```

invec1,invec2,---inveck;in std-logic-vector
                                         (range)
outvec1,outvec2,---inveck outvec;
                                         (range)
                                         outveck;out std-logic-vector
                                         (range);

```

iovec1, iovec2, ... iovec j; inout std-logic_

bufvec1, bufvec2, ... bufvec*i* : ~~bufvec*i*~~ vector<range

buffer std-logic

vector (range) 

25

end module_name

Entity section of VHDL

input port

output port

buffer

vector

The first two lines specify the module & initiate the declaration of its signals.

The signals input1, input2, --- inputp are of type std-logic. This declares them as inputs to design.

If design is to be synthesized as a chip (IC, PLD) these inputs will be assigned to pins of chip during synthesis.

Type ~~std~~ out std-logic define outputs of design.

Type inout std-logic defines bidirectional signals.

Type buffer std-logic is used for internal signal within design that are neither input nor output.

The next four declaration perform some function as first four but they declare vectors of values (i.e array declaration as in high level).

The range can be lowvalue to highvalue or highvalue down to lowvalue.

invec1: in std-logic vector(1 to 5)

invec2: in std-logic-vector(5 down to 0)

Explantion of entity section

c) architecture section:
The final section of VHDL design is architecture section. This section specifies the behaviour & internal logic of system under design. It's format is

Syntax:

architecture arch-name of module-name is
type and additional signal declaration;
begin
process 1 : process (signal list)
begin
statements defining behaviour / logic;
end process - process 1;
process n : process (signal list)
begin
statements defining behaviour / logic;
end process - process n;
(at end arch-name);

Architecture section description
defining architecture and process

The first line specifies name of architecture & entity to which it belongs.

The next line is used to specify any new types (enumerated data types in C) & new signals local to this architecture.

The remaining of architecture consists of one or more processes. Each process defines behaviour & logical implementation of all or part of architecture.

VHDL design with high level of abstraction

- A high level of abstraction is a finite state machine description of a system (using MUX, decoder, RAM)

- A low level of abstraction is static digital logic implementation (using gates)

The design of modulo 6 counter as a finite state machine is high level of abstraction.

library IEEE;
 use IEEE.STD.LOGIC_1164.all;

 entity mod6 is
 port (
 u, CLK : in STD-LOGIC;
 c : out STD-LOGIC;
 v : out STD-LOGIC-VECTOR(2 downto 0)
);
 end mod6;

 architecture amod6 of mod6 is
 type states is (S0, S1, S2, S3, S4, S5, S6, S7);
 signal present-state, next-state : states;
 begin
 state-modes : process (present-state, u)
 begin
 case present-state is
 when S0 => v <= "000"; c <= '1';
 if (u = '1') then next-state <= S1;
 else next-state <= S0;
 end if;
 when S1 => v <= "001"; c <= '0';
 if (u = '1') then next-state <= S2;

library section

entity section

architecture section

process

```

else (next-state <= s1);
end if;
when s2 => v <= "010"; c <= '0';
if (v = '1') then next-state <= s3;
else next-state <= s2;
end if;
when s3 => v <= "011"; c <= '0';
if (v = '1') then next-state <= s4;
else next-state <= s3; end if;
when s4 => v <= "100"; c <= '0';
if (v = '1') then next-state <= s5;
else next-state <= s4;
end if;
when s5 => v <= "101"; c <= '0';
if (v = '1') then next-state <= s0;
else next-state <= s5;
end if;
when s6 => v <= "110"; c <= '0';
next-state <= s0;
when s7 => v <= "111"; c <= '0';
next-state <= s0;
end case;
end process state-mod6;

```


```

state-transition : process (clk)
begin
  if rising-edge (clk) then present-state
    <= next-state;
  end if;
  end process state-transition;
end architecture;

```

* VHDL code for full adder.

logic design (low level of abstraction)



Library IEEE;

use IEEE.std_logic_1164.all;

end work;

Entity fulladd is:

Port (

Cin, x, y : in std-logic;

s, Cout : out std-logic);


);

end fulladd;

architecture afulladd of fulladd is
begin

$s2 = x \oplus y \oplus \text{Cin};$
 $\text{cout} <= (\text{x AND y}) \text{ OR } (\text{Cin AND x})$
 $\text{OR } (\text{Cin AND y});$
 $\text{Cout} <= (\text{x AND y})$
 $\text{OR } (\text{x XOR y}).$ END afulladd;
 $(x \oplus y) + (\text{Cin } x) + (\text{Cin } y)$
 $\text{AND } \text{Cin}$

* VHDL code for D-Flipflop



library IEEE;

use IEEE.std_logic_1164.all;

entity flipflop is

port (

D, Resetn, clock : in std-logic;

Q : out std-logic);

end flipflop;

end entity;


architecture behaviour of flipflop is

begin

process

begin

wait until clock '1' event and clock = '1';
 if Resetn = '0' then
 Q <= '0';
 else
 Q <= D;
 end if;
 end process;
 end behavior;



Multiplexer:

A multiplexers is a circuit having number of data inputs, one or many select inputs and one output. It passes the single value on one of the data inputs to the output. The data inputs are selected by the values of the select inputs.

2 to 1 mux:

D ₀	D ₁	S	Y
1	0	0	1
0	1	1	1

$$Y = S'W_0 + SW_1$$

CODE:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux 2 to 1 IS
PORT(D0, D1, S: IN STD_LOGIC;
      f      : OUT STD_LOGIC);
END mux 2 to 1;

ARCHITECTURE Behavior OF mux 2 to 1 IS
BEGIN
WITH S SELECT
F<= D0 WHEN '0',
D1 WHEN OTHERS;
END Behavior;
```

Four bit shift register:

Here the line code are numbered for ease of reference. Instead of using subcircuit, the shift register is described using a sequential statement. Due to the WAIT UNTIL statement in line 13, any signal that is assigned a value inside the process has to be implemented as the output of flip flop. Line 14 and 15 specifies the parallel loading of the shift register when L = 1. The ELSE clause in the line 16 to 20 specifies the shifting operation. Line 17 shifts the value of Q₁ in to the flip flop with the output Q₀. Line 18 and 19 shifts the value of Q₂ and Q₃ in to the flip flop with the output Q₁ and Q₂ respectively. Finally line 20 shifts the value of w in to the left most flip flop, which has the output Q₃. Hence all four flip flop changes their value at the same time, as required in the shift register.

CODE:

```
1. LIBRARY ieee;
2. USE ieee.std_logic_1164.all;

3. ENTITY shift4 IS
4. PORT (R      : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
5.        Clock   : IN  STD_LOGIC ;
6.        L, w    : IN  STD_LOGIC ;
7.        Q      : BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0));
8. END shift4;

9. ARCHITECTURE Behavior OF shift4 IS
10. BEGIN
11. PROCESS
12. BEGIN
13. WAIT UNTIL Clock'EVENT AND Clock = '1'
14. IF L= '1' THEN
15. Q<=R;
16. ELSE
17. Q(0)<= Q(1);
18. Q(1)<= Q(2);
19. Q(2)<= Q(3);
20. Q(3)<= w;
21. END IF;
22. END PROCESS;
23. END Behavior;
```

End of chapter 03