
Chapter 05:microprogramed control unit

Hari K.C.

Department of Software Engineering
Gandaki College of Engineering and Science



- Sequencing - Execution

Micro sequencer or microprogrammed contril

In microprogrammed control unit, the control signals are generated & stores in lookup Rom, a microcode momony.

in correct sequence to perform micro-operations

Microsequencer Design. 8 operations

Miscrosequencer is designed as a

finite state machine.




fig: Generic microsequencer organisations

control memory

Microsequencer Stores it control signals in a locally Rom. This control unit outputs the control signals undues by reading data from lookup Rom Microsequencer consist of 3 main parts:

i) microcode memory (control memory)

ii) next address generator

iii) register.

i) Microcode memory stores microcode or microprogram. It consists of microinstruction to fetch, decode & execute every instruction in microprocessor's instruction set.

ii) wext address generator ensures that microsequencer access the microinstructions in the order necessary to process each instruction in instruction set properly. It uses mapping logic to access correct execute routine for each instruction

starting and the start of the s

amidental theread

Licenson contrates

THE MAR E PC instruction = upcode + address here TO: MBR & Menon THE IR E MER ecepets person time today > The register stores a value that correspond to one state in CPU's State diagram. It Serves as address that is input to microcode memory. This memory outputs a microinstruction. (the contents of memory location for that address). All microinstructions gives the microcode or microprogram for course The microinstruction consists of several bit fields It can be divided into two groupsi-1) micro operations ii) sequencer i) microoperations: These signals are output from microsequencer to CPU. They are input to combinatorial logic to generate cru's control signal or they directly produce control signals. ii) sequencer: used to generate the next address to be stored in the register These bits, along with instructions opcode & flag values are input to combinational logic that generates address of next microinstruction.

The "henerate next address block of microsequencer generates all possible next address & select correct next address to pass along to register

A microsequencer uses a parallel adder to generate the value of current address plus 1 of a possible next address the other possible next addresses are assolute address, mappic lugic, & a microsubnutine prepurn address.

mapping logic: maps opcode to the address microsubnoutine return address for subnoutine.

address to 90 n to lost state of fetch routine to correct execute routine.

Shoterin Litracinal

Microinsthuction formats.

SELECT ADDR MICRO-OPERATIONS IT IS distributed in Server Se

of the address of next microinstruction, either report of the address of next microinstruction, either report of a fetch putine, its select bits would instruct the next address generator to pass mapping address to register of microsequencer.

ii) ADDR field: - It specifies an absolute address. The microsequencer uses this address when performing an absolute jump i-e from the end of an execute routine to beginning of fetch routine. But the mapping logic doesn't use the bits of this field.

micro-operations field: - There are methods to specify micro operations.

a) horizontal microcode

b) vertical microcode

Direct generations of control signals

as norizontal microcade:-

Firstly, listing every microoperation performed by CPU. (mnemonics are used)

Assign one bit in the microoperations field of microinstruction to each micro operation This will result in large spending micro instruction.

For example: -

if a CPU performs so different micro operations, the micro-operation field uses 50 bits for every micro-operation.

b) vertical micro code: - The number of bits in mich operation field can be reduce by using vertical microcode. In vertical microcode, the microoperation are grouped into fields. Each microoperation is assigned a unique encoded value in this field.

For example: - 16 microoperations can be encoded with using H bits, from ooso to

Vertical microinstruction require fewer 1111 bits than their equivalent horizontal micro instructions. However, microsequencers

that use vertical microcode must include a decoder for each micro-operation field to generate actual micro-operation signals.

ADDRESS ONE SHE IN THE MICHOLDERY

In both horizontal 2 wertical microcode, the cov must convert micro-operation signals to the control signals that load, clear 2 increment registers, enable buffers 18 select the signals that took to be performed by ALU.

LIMARISHED STORM ASVIS

2016 38 286 DIST massive process to the

enterior value in the shells

13 Apparent set - The Michigan of the

with the section of the section of the section of the

SERVICE THE POST OF THE PROPERTY OF THE PROPERTY.

the messes of the property of the selection

SUSTRICT OF LONG OF LONG AND PARTY PARTY


TERN MORT WILLTY DOWN THE THE LIBERT SAY

dus materials of the many of the series of t

* Design & implementation of a very simple microsequencer (control unit layout) control sequence generation 2 reppy MAP MUX 200 Register) control memor Microcode. memory SEL MOPS ADOR

Here, only two possible next address are used: is the opcode mapping & ii) absolute jump The last state of fetch cycle, Fetch 3 goes to one of the 4 execute routines (ADD, AND, TMP, INC) - This is implemented by mapping input. The remaining states must each most go to one specific next state, which is implemented by using an absolute jump.

Since there are 2 possible addresses,



is a multiplexer to do this. The select bit is generated by microsequencer to choose the correct next address

The minimum number of bits needed to select is 4, which is the size of absolute address. (Because for our cpu, a total of nine states are there). The mapping hardware also generates an address of 4 bits wide. The orp of multiplexer is also 4 bits that is input to register & output of register that is input to address inputs of microcode memory.

* Generating correct sequence & designing the

se the same mapping function that was used for had wired control unit.


1 IR[1-0] D

This produces address of 1000, 1010, 1100 & 1110 (8, 10, 12 & 14)

for ADD1, AND1, JMP1 & INC1.

23/2°

The mapping logic will be



The address for remaining states can be ossigned somewhat randomly. Here we assign consecutive states to consecutive location in micro code memory (conto) remany)

3 SINE

Setting SEL = 0 causes microsequencer to get its next address from ADDR field. & Setting ADDR field to ODD 1 causes it to go to location corresponding to state fetch 2 But,

fetch 3 must map to correct execute positive so it requires SEL=1 to select mapping address. Now, the contents of ADDR field are not used in micro instruction, it doesn't make matter about value it has.

	Contact II has .								
-	M M	assess.							
1	State	Acdress	SEL ABOR	next weeks					
/	fetch1	0000	0 0001						
-	Fetch2	2207	0 0010						
	fetch3	00_10	1 XXXX						
-#	ADD1	2000	0 1001	M					
11	ADD2	1001	0 0000						
#	ANDI	10-10	0 1011						
1	AND2	1011	O DEND						
1	TMP 1	1200	O GUID						
"	UC 1	1110	a cours						

-

Generating the micro operation using honizontal

generate the correct microoperations & ii) to follow the correct sequence of states. The first task is completed . Now, the other tosic is to generate correct microoperations, and associated control signals. This can be done by horizontal microcase, vertical microcase & direct generation of control signals.

microinstruction is represented by one bit in each microinstruction. The greater the number of micro operation, the larger the microcode will be.

ACIN

E PACE I

AND ACCOR ACTOR AC +AC+1

· Nas, the primary horizontal

Since there are 9 micro operations, each word of microcode requires g bits to represent them, 1 bit per microoperation

A value of 1 means, the microoperation is to occur & a value of 0 means that it does not. & Therefore, the horizontal microcode for very

simple micro sequencer. State Address SEL ARPE ARDR POIN PLDR fetch1 0000 (0) 0 1 0 0 0 Forch 2 0001 (1) 0 0 0 0 0 Fetus 0010(2) 1 0 1 ADD1 1000 (8) 0 0 10K ADD 2 1001 (9) 0 0 10000 AND1 1010(10) 0 0 900 0 0 AND2 1011 (11) 0 0 0 0 0 JMP1 1100 (12) 0 0 100 -0 INC1 1110 (14) 0 THE LINE.

fetch 1: AREPC Morphatin & QU. 60, FORCH I FIT I STEEM -

MASICI

TROM

ARBR 8 IRDR hoste some value 50, ove can we one output to drive both micro operations. Let AIDR be represent both.

this need 9 bits (as shown in ARPC column).

but mostly bits one O (inactive).

- 6	and I		100	3 -	CANDLAI	
Combot Signary					The state of the s	Bate
nem	IRDR	PLUS		ACIN	ADDR REX	esec.
0		0	0	0	7807	
		V09099	100	0	0210	
2			0	10	XXXX	-
0	1	0	1	0	1001	-
1	0	0	0	0	0000	-
0	0	- Evan	1	000	2011	
1	0	0	0	0	e broom	
0	0	0	1	-	0000	
0	0	0	0	1	0000	
0	- 0	Dice	- Dans	1	0000	
	-	d 000	10 25 00	a Es	A 1400 MA	
-					The state of the s	

Direct London of ALDR The control signal values are ARLOAD -> ARPC V AIDR PCLOAD -> PEDR PER -PCLONO PCINC -> PCIN -DRLOAD -> DRM ACLOAD -> PLUS V AND ACINC -> ACIN ANDR - AIDR ALUSEL -> AND MEMBUS -> DRM PCBUS -> ARPC DRBUS -> AIDR U PLOR U PIUS VAND READ - DRM Generating micro-operation using vertical microcode vertical microcode reduce the number of bits in section of microcode. In vertical microcode, the microoperations are grouped into fields such that no more than one microoperation in a field is active during quy state. Then a unique field value is assigned

For e.g. a field with 8 different 2=8 micro-operation would require 3 bits each value from and to 111 would be assigned to one of the eight micro-operations. The secolar micro operation field bits are of from microcode memory to a decoder

Micro-operations.


Micro-operations.

vertical microcode) in the peration from

the same state, assign them to different fields.

for erg: DRM & PCIN both occur during
fetch 2 states 80, must be usign to different
fields 3 me in My field & other in flow M2

5) Include a NOP (NO operation) if necessary, when no microoperation is active read c) Group together micro-operation Athat modify same register The CPU requires atleast two fields for its microoperation. labeled as M1 2 M2 . . A STATE OF THE 199(2 MI DAM & PLIN NOP NOP both at some state DRM PCIN so in aff- Reid. ACIN PCDR PCDR 2 PCIN both PUS, AND & ACIN ARPL modify PC so in PLUS both modify some ficks. accompater. AIDR AND. both modely AR 5 m ino operations. Each field has down proand the same of the same : seneration M2 9 MI also services businesses MOP -> 00 DON -- OUP PCIN 701 ODI > DAM PCDR >10 OLOS ARPC decision was to be OLLY AIDR 2000 PLUS 1019 AND 1107 ACIN



Reducing the no. of micro instructions

The number of micro instructions can be reduced by following ways:

i) using microsubnoutines to combine repeated microsoperations into a single block of microinstructions which are accessed by two or more execute routines.

ii) Using microcode jumps to access microinstructions shared by two or more routines. Microprogrammed control Vs. Hardwired Controllus, when control signals are generated by hardware ving conventional logic design techniques, the control unit is Hardwired CU.

A control unit whose binony voriables are stored in memory is called microprogrammed CU.

A hardwired CV requires hardware modificating for extensibility of CPV but microprogrammed control unit requires only microprogram changes It is easier to modify microcode than to rederign hardware.

A hardwired co has foster instruction execution tran miurprogrammed co. (clock speed is high)

hardwired cu-

130 to the state of the post of

In hardwired control unit, the control logic is implemented with gates, flipfions, decoders 2 other digital circuits In microprogrammed cu, the control information is stored in a control memory. The control memory is programmed to initiate the required sequence of microoperatin

The End