CHAPTER 10: INTRODUCTION to PARALLEL PROCESSING

	13tructur Pipeline DMG course mensury
Chapter_10	Vi Aved nemes
* * Tatroduction to Parallel and	I to process.
A Introduction to Parallel processing	and a sunditioners &
=> Parallel processing (Parallelism)	of na
> Parallel processing (Parallelism) system performance. Parallel processing	method to improve
means to	OLONG CALLAND
operation at a time.	one (task)
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	10 100 40 0 10 2 2 por 100 100
The suster	n with the an
The state of the s	- 11/2/3 (P. (P) 1/2 (P)
agottom: The system	with more tran one con
J PS CONCENTRAL DE	awing more Than me morest
performing tosky simultaneously.	and the second second
and charifed by the code	
* Parauleiism in uniprocessor	
A system that	processes two different
in structions simultaneously, can be	
System. reasoning tria, by microsen	
FETCH 2 : DR EM , PCE	
Here, 2 micro operation occurs du	
but both are used to process some	e instruction so, it is not
considered as parallel processing.	oper tol -
The intanium microprocessor can	fetch 3 instruction simult
ly . B . White pod such ments	Ludy Land College
Instruction pipelining > Coverlapping	fetch, decode & execute)
Arithmetic pipeline > a+b*c (for	ri=o to luo)
A System with DMA controller (in	transparent mode)
	1000
	The second secon

organisation of multiprocessor system

a) characteristics of multiprocessor

one operating system that provides interaction between processors & ou component of system.

multiple processor system

so that a failure or error in one part has less effect on rest of system

decomposing a program into parallel executable tosks.

memony is distributed memony microprocessor.

by Flynn's classification

aithin a multiprocessor system.

computers into four major groups as follows:

b) single instruction stream, single data stream (SISD) b) single instruction stream, multiple data stream (SIMD)

c) multiple instruction stream, single data stream (MISD)

d) multiple instruction stream, multipledata stream (MIND)

computer containing a control unit, a processor with 8 menony unit. Instructions are executed sequentially one by system parallel processing may be achieved by means of multiply functional units or by pipelining processing


(SIME onem processor


SIMD represents on organisation that includes many processing units under the supervision of a Common control unit. All the processors receive the same instruction from control unit but operate on different items of data. The shored memory unit must contain multiple modules so that it can communicate with all processors, simultaneously.

ms D structure is only of theoretical interest since no practical system on hos been counstructed using this.

system capable of processing several programs at a sum time. Most muetiprocessor & multicomputer system are under this,


boarra of year






processors.

A data need to be travel through several processors to reach from source to final destination.



c) Tree Topology: - It also uses direct connection between


pair of processors.



d) Mesh Topology:

In this topology every processor is connected to its below & above processor or well as

- given mesh topology is 323 mesh



e.g :- Illiac IV multiprocessor uses this topology

e) Hypercube:

- a mutidimensional mesh.

whose binary values differ may by one bit.


For e.g.

In fig: - processor d (000)

connects to processor 1 (0001), 2 (0010), 4 (0100)

and 8 (1000)


e-y:- n CUBE system use hypercube topology



f) completely connected

all processor. Each & Every processor is connected to

maxin communication.



& MIMD System Architecture:

It is refers to its connections with respect to system memory.

Symmetric multiprocessor (smp)

A computer system that has two or more processors with comparable capabilities. All processors must be capable of performing the same functions.

An integrated as computer system.

All processor have access to same IIO devices & memory modules.


Types of SMP

i) UMA (Uniform memory access) architecture.

- It the notal gives all CPU equal access to all

locations in shared memory.

- They interact with shared momony through some comm's mechanism.



BY NOMA .


-non-uniform memory access architecture.

-It does not allow uniform access to all
Shared memory locations,

- This architecture still allows all processor to memory module closest to it but its local memory more quickly than other. Hence, memory access time are non-uniform.

- NUMA conputers be not lare SMP.

- NUMA has better performance than UMA
- e-g:- CRAY T3E



- COMA

- coche only memory access orchitecture.

- Each processor's local momony is treated as a cache,

- when processor request data that is not in cache (local memory), the system loads that data into local memory as part of memory operation.

DDM (Data Diffusion machine)

commn in multiprocessor system

The is a key factor in determining sy


System overall

performance.

Two ways of communication: i) Fixed connections ii) Reconfigurable connection

i) Fixed connection:

- The connection that never change.
- Inflexible for some system but sufficient for many systems.
 - Less costly than reconfigurable connection,
 - e-g:- system with shared bus.
 - clustering is one of me fixed connection topology



(Ag - A 16 processor muetiprocessor that uses clustering)

In this, there is a ability of reconfiguring connections between processors & memory, I/o devices & other processor can allow it to meet the needs of individual tasks & maximize system performance.

- cross bor switch mechanism is used.





fig: - (A nxm cross bar switch)

- useful when any task does not require




memory organisation in multiprocesor system: all was recital for the topology to the

1) Shared memory:

- Both UNA & NUMA architecture uses shared memory. Processors can share access shared programs & data.

- Processors can also use Shared momony. to communicate each other through message possing.

- In add to message passing, the as uses shared morning to stone information about its current state. which Dan be access by processor.



In this at first it appears

like all processors try to access a single shared memory module & that only one can be successful at given time. In practise, shared memory is partitioned into several modules (M, M2, M3) all of which can accepted simultaneously.

ii) cache coherence :

Authorized have individual cache for each processor. This can lead to problem when two or more caches hold the value of same memory location simultaneously.

As one processor stores a value to that location in its cache the other cache will have an invalid value in its location. The extra unites to main memory is needed which decrease system performance. This is cache coherence.

Action	cacheo	Cache		
Initial			cache 2	cache 3
Processor O.		1234:56	1234:56	1234:56
updates 1234M	1234:78	1234:56	1234:56	1234:56
pricepor 3	7.14		10	
reads 1234H	1		121	Reads 56H
10cesim				intend of 784.

· A sykm with 4 processor, each of which has write-back cache. Assume allycache have loaded the content of shared memory location 12344 which is 564. Then one of the processor, processor 0 writes value 7841 to this location in its cache. But caches 1,2,8 of not have correct value. if one of the other processor reads then it will read the old incorrect value 5641.