#### **CHAPTER 08: INPUT – OUTPUT ORGANIZATION**

chapter 8 — Input output organisation
The state of the s
A Asynchronous Data transfer. The data traisfer fores place
when peripherals & computer share the
accord clocks Asynchronny transfer use control
signals & their associated handware to coordinate
movement of data it is like in the public south and -
- when rating the phone is the destination -
Synchronacy Date Franker British & State of the State of
when peripherals & compater share
common clock when peripheral are located within
the same computers as the CPU
A STATE OF THE PROPERTY OF THE PARTY OF THE
the same of the state of the same of the s
* Modes of asynchronay data transfer
1) Source - initiated data transfer :-
- It is data transfer without hardshaking,
- The source outputs its data, strabes a
control signal for a set of time
- The destination device reads the data
during this time. Then source device next deasserts
the strobe & stop outpretting data. (Timing diagram)
Timing diagram
and the sound state with the sound
Data Valid >
and a second
Date londer
In this made, source doesn't know whether
the destination device receive data or not becouse destinating
derive doesn't send any information, back.

## 2) Destination - initiated data transfer - Destination device initiates the data transfer. - data transfer without handshaking. - The destination device transmits a strobe signal to source device - After a brief delay, data is available. - when valid data is ready, the destination device reads in the data & deasserts data stribe. This in tern causes sources to stop transmitting valid data. valid data 3) Handshalving: - It Handshaking is the process of coordinating the data transfer if the same amount of time is not required for data's transfer then handshaking is used and appropriate as source initiated data transfer with handshaling NALID Data Request all the road the

Data Acknowledge

Handshaking scheme printers or high degree of flexibility & reliability because the successful completion of data transfer relies on active participation by both with.


high & then makes valid data available to destination device the destination device reads the data after data is stabilize (delay) once the destination device has read data, it sends a data acknowledge signal to the snake. This tell the source that destination has read in a no longer needs this data. Then source sets in its data request line low & stops sending deta. The destination then resets its data acknowledge signal.

3 b) Destination initiated data transfer with hardshalling

Data request

Data Ready

This is similar to source initiated data transfer using handshaling except that data acknowledge signal is replaced by data-ready signal. (some)



Input/respect techniques

2) DMA

2) DMA

3) DMAP \$10


4) Programmed \$10 - A made for handling data tronsfer to & from peripherous.

- (Programmed \$10 operations are the result of \$10 operations are instruction in the program . - (Usuary the transfer is to & from a crop register and peripherous.)

(In this made, (Cpu stays in a program toop until \$10 unit indicates that it is ready for data transfer). This is time consuming process once it keeps the processor bosy needlessly.)

program loop until I/O unit indicates that it is ready for data transfer). This is time consuming process since it keeps the processor bosy needlessly.)

(The I/O device does not have direct access to memory). (A transfer from I/O device to memory requires execution of several instruction by CPU, including an input instruction to from fer the data from CPU & a store instruction to transfer the data from CPU to memory other instructions may be needed to verify that data are available from device & to count numbers of words transferred.



F= Flag bit

S) some copias 4) Debu rechec - 2 v - an - typos Interrupts: - Intempt is Vexternal overt or signal generated by I/O device most to processor to request for service and the warm out and and is their paining ) Types of interrupts: - And i) External intempts ii) Internal interments iii) 80ftware intempts Process of Intempts processly steps: vectored interrupt & polled interrupts interrupt primity unsite one of midents Direct memory access: The transfer of data between

The transfer of data between a test storage device (magnetic disk) & memory is often limited by speed of CPU. By Removing the CPU from the path & the letting the peripheral device manage the memory buses directly would improve speed of transfer. This transfer technique is called DMA.

During DMA transfer, the CPU is idle 2 has no control of memory buses. A DMA controller take control over the buses to manage transfer directly beth I/O device & memory.

# DMA transfer modes:

## a) Burst transfer mode:


Consisting of a number of memory words is transferred in a continuous barst while DMA controller is moster of memory buses.) This transfer made is needed for fost devices such as magnetic dislos, where data transmission cannot be stopped or slowed down until an entire block is transferred.

#### b) cycle stealing:

(In this mode, DMA controller to

transfer one data word at a time, after which it the control of buses return to cpu). The cpu merely delay its operation for one memory cycle to allow direct memory I/O transfer to stear?

controller only transfer data when cov is performing operations that do not use system buses.)



DMA controller hos 3 registers

a) an address register

It contain an address to specify the defined location in menony.


by word count register:

transferred. It holds the number of words to be

cy control register: It specifies the mode of transfer

DMA is first initialised by CPU. After that DMA starts and continues to transfer data between memory & peripheral unit until entire block is transferred.

DMA transfer configuration



Transferring data from ITO device to memory.

At first DMA controller sends a BR (QUIS pequest)

signal to CPU by setting BR to 1. Then CPU

sets it Bus grant (BG) signal to 1 to grant

me request.

CPU also grant control of system buses to DMA

controller (Address bus, Data bus, Control bus). Since

DMA controller has control of system buses.

DMA controller has control of system buses, it can
perform data transfers

For coading data from its device to memory,

it asserts appropriate ito control signals & loads data from I/o device to its internal DMA data registers, Then, DMA writes this data to memory. For doing this, it of mem. address of on system address bus, data onto data bus & appropriate control signals on control bus. DMA continue until entire block of data is transferred.

cafter the work is finished) it sets BR = 0.

And then CPU sets Bh = 0.

The processor having

the capability of direct memory access to

communicates with I/O devices.

CPU

Memory unit

memory Bus

PD PD PD

TIO Bus

The IOP provides a path for transfer of data between various peripheral devices & memory unit.

IOP operates independent of CPU & continues to transfer data from external devices & memory.

# An Inter's processor with Built in DMA

- 1960 I/O processor
- It includes functions associated with IOP &
- 1960 TOP runs at 100 MHZ & has a 16k internal instruction cache for its I/o commend.


   It contains a PCI bus interface to interact with system bus & a local bus connection for common with I/o devices.
- It includes DMA controller with two channels.


  They can transfer 132 MB per second
  between PCI by & local by

Serial communication: - one bit at a time

- synchronous serial common

- osynchronous serial common





# RS 232-C Standard

or PS 422 Stunders

In speed - 1.5 Mbps

Ful speed - 12 mbps

VSB is an industry Standard a evelyped

to provide two speed of operation called low speed
and thus speed. They provide simple, low cost

& eary to use interconnection system.

Universal serial Dus Standors is a specification to establish communication devices & computer. It replace serial & productions

- USB transmits data in packets. This packet can specify an address, allowing several devices to be connected to the USB - port.

- USB post is foster them RS - 232 CPORT.

The USB standard specifies 4 types of packets which are used to communicate between a computer 2 its USB peripherals.

transfers. It specifies address 2 end point for a fromster.

Dota packets: It contains duta transferred to or from a device.

Marbshake packet: It transfer informating used to coordinate as middle data transfer will be special packets: "It includes diff. other functions, 2464 PID PID = Packet identifier ADDR ENDP CRC ENDP = end of packet 86it Thit 46it Sbit CRC - cyclic Redundancy a) Token priket. PID CRC DATA 86its 16岁出 0-8192 bits b) Data Packet PID 8 bits. c) Handshalle packets RS 232-C Standas: RS 232 is an interface convention eveloped to standardise the interface between data terminal equipment OTE) & Lota common equipment (DCE), employing serial binary Lata exchange-9-pin connection or 25 pin connection, 9 pin trossnitted data DTE DCE TD DIE > DIE received data. RD RTS Request to send DTE > DCE Clear to sent DCE > DTE 8 CTS Duta set ready DCE -> DTE DSR 6 Signal ground

Chapter 9/ RISC CISC computers uses cisc processors. (complex instruction set computers RISC WES RISC PROCESSORS (Reduced instruction set competer) DCE - DTE DATA conier detect DCD 4 DIR DIE - DCE Sata territiral ready DIE - DIE RI Ring indicator \* RS 422 A Standard: The main problem with RS 232 c is that it can only tronsfer date reliably about so t at a marm rate of 20,000 Bd. This limitation is due to open signal lines with a Comman ground that are used for RS-23 RS 422 A specifies that each signal will sent differentially over two adjacent wires in a ribbon or a twisted pair cable. Dota rates for this strendered one 10 MB for a distance of soft or 100,000 Bd For a distance of you ft. It is because the differential lines are terminates by verishors so that they act or simple +x-lines in of simply open wire. For RS 422A, a logic high or 1 is indical by B signal line being more positive then A signal line. & cogic low or o by vice rena. The voltage difference begin two lines must be greater them 0.4 v but not greater then 12V.