Ch- 09: Introduction to RISC

9) Introduction to RISC.
and the same of th
g) RUC VS CISC measures to correct data contint? Explain
as what are are major confield
g) what are me major conflicts due to instructor pipeling in RISC.
8) what are the features that distinguish RISC processors from cisc processor of Explus.
8) what me main objectures of singularing
8) what me mein objectures of pipelining? has does it improve speed of
g) what do you man by mitwelie pipeline.
The state of the s
9:1) RISC Fundamentals:
- Reduced instruction set computer.
- The orchitecture with less instructions.
- SAISE architecture ove also couled town ISTORE anhibecture.
- The number of register in RISC is usually 32 or more.
- The First RISC CPU [MIPS 2000) has 32 general purpose
registers de la companya del companya del companya de la companya
-older computers / architecture is Casc
PISC VI CICIO 2N 10
The Control of the Co
Con a C OTIC :
Features of RISC:
1) Fixed length instructions - The instructions are of some size. if there is 8 bit instruction. some
Dere is a super trace
instruction take these 8 bits as opiate and other might take
all a sacratal of address.
to the same of the contract of the same of the contract of the same of the contract of the con
2) limited loading and storing instructions access memory
- Place angestors has limited interaction with por men
to load & store data.

For example: if a value from memory is to be AND with accumlator. [value] AND [A] Then CPU first loads the value into a register of perform AND operation. (B) [[volve 1] [A] (B) + (B) 3) Fewer Advening modes: 4) Instruction pipeline: parollege per forming > First instuction Fether decode 5) large number of register 6) HIW control unit and good DUA Jours RUC VS CISC AND THE STED DOR CISC RISC 1) less number of instructions 1) Large 10. of instruction 2) Relatively Fewer addressing 2) Large voicety of addressing mides. modes in the last 3) Fixed leigh instruction formal 3) variable 1 byth instruction 1) H/w control unit 4) microphyrones control unit It requires only a single 5) It requires more than 1 cycle for execution cycle to execute instacting s) RISC machines contains 8) CISC machines doesn't large no of registers have large no . of regultry ,

B 1977 - 1 200					
2 (1)	Int of the first	P			
It has heavy	pipelining	17) It	has adm	ted oi-or	
A. 0.5		lers	pipelining	pipeling	but 1
speed of	RIS C machicas	100	01 11 111		
		Sine	v	maning of	gathely
SPARC 2	MIPS	9)	IBM , VA	2 (notes one	exagles,
) le fait	the state of the				
1/				1 -1 -10-	640,153
TRUC INS	meting sets.	THE PE	85 0	5 42 12	
1. 2 6	An the b	od type	es of inst	actions must	-60
represented	in RISC i	nstruction	set, to p	erform differ	ent function.
The ins	tracting inc	lude ,	Sata movem	ent (load	, store ,
register mov	e), arithm	etic, sh	ift , logic	& branch	instructions.
	eg : In Mi				
thuchina .	instruction typ				
	Dota more			79	
	ALU		16	34 199 CA	
- Care	maltiply / Di	ide	8		
V	Oanch	11. 12 - 10	25		
	coprocessor		11	CHARLES	dikay _
and the same of	exception	130	12	LANGE - LA	
- 10 No.	exception		2		
61, 5	special	1 1 2 1		ALCO ALE	+3774600 Bp
2 1) . 18 hours	Lyarden Laboration	10	nn L	1 1 h . 101	0.60
0111	processors of	perage	on the	cata yps	July of

RISC processors operate on two data types such of integer & froat. They also operate on no of bits within a given data type. They do not include instructing to manipulate character strings or other data type directly.

RISL PROCESSOR have different instruction formats & but every instructions must have some no of bits. Different instruction broads of SPARC CPU (32-bit) CALL 25 24 22 21 31 30 29 28 consition OP2 Relative supposement Branch 31 30 29 25 29 19 19 19 13 12 5 4 OP Destirator rogitar OP 3 | Source 10 Not used Instruction Pipelining & Degister aindus LSEE CAD COPY Register penaming: Recent processor use register renaming to add fieribility to the idea of register windstoing. A processor that uses negister renancy can select any registers to comprise its working register "windows" . The CPU Wes pointer to heep Grack of which registers are active & which physical register corresponds to each logical register unlike resister windowing, in which only specific groups of physical registers are active at any given time, register renaming allows any group of physical register to be active.

Instruction, pipeline conflicts ? Hazards instruction pipeline inproves to overeur performance ;+ also introduce some problems / conflicts or hazques The conflicts onise while executy instruction in pipelining 1) Structural Margard floorfied. (Resource conflict) 2) Data Hazary A Hazard is a potential problem that can happen in a pipelined processor. It refers to a possibility of errorners computation when UPU tries to sinutaneously execute multiple instructions which exhibit data dependence. 1) Data Hazards& a) RAW - Read After write b) WAR - write After Read c) waw - write after unite. 2) structural Hazards 3) Branch Haznes (control Hazords) 1) Data Hazard: Data Hazard occurs when pipeline change the order of read limite access to operands (data) , - due to data dependency.

EX-Execute.

MEM > Store in recomy

ws - with Byte to regist

ID IF	Ex Dy	MEM EX					
IF	ID,	EX	MEM	-			
100	200						
200	IF	ID	EX	MEM	WB		
		IF		EX	MEM	WB	
,		100	-	ID.	EX	MEM	ws
1			1	704			
				IF IDOR	IF IDOR EX	IF IDOR EX MEM	IF IDOR EX MEM WB

of ADD instructom (in R1). The ADD instruction writes the value of R1 in wB stages.

ID Stage (IDsue). This problem is data trazers.

RAW: j tries to read a source before i writes to

waw: j tries to write an operand before it is

war: j tries to write a destination before it is read by i 80, i incorrectly gets new value.

But RAR (real after read) is not a hazard.

2) Structural Hazard:

part of processor's narewave is needed by two or more instructions had at the same time.

if some combination of instructing cannot be accommended because of resource conflict, the machine is said to have a structural Hazard.

exampled: some a machine may have only one register-file write part but in some cases the pipeline might want to perform two writes in a clock cycle. example 2: a machine has shared a single memory pipeline for data & instruction. As a result, when an instruction contains a data memory reference (Load), it will conflict with instruction reference for a later instruction. (Instr 3). 1123456 IF ID EX MEM WB Load IF ID EX MEM WB Instr 1 IF ID EX MEM (nstr 2 IF ID EX MEM WO Instr3 to remove this hazard 100 B MEM WB. ID EX Instr3 Stall IF delay 3) Branch Hazard: Branch Hazard occur wen the processor is told to branch i.e if a certain condition is true, then jump to from one part of instruction to another. (2 | 2 | 3 | 4 | 5 | 6 7 | 8 9 INSTI IF ID EX MEM WELL hoping instr 2 IF ID EX MEM WB ID EXMEN WA IF 22) instruet 5

A group of registers.

overlapped register window : A characteristics of RISC processor is the

problems: procedures can & return occurs mostly in high programmy layuage a usen translated into machine language, a procedural call produces a

sequence of instructions that sake register to

pass parameters & calling of subvauntine.

the old resister values, passes result to calling program & returns from subsortine.

poraneters & results involve time consuming speration.

Solution: A multiple register banks are used by procedur units eliminates the need for soring & restoring register values - overlapped register windows are used to provide the possing of parameters & airies need for saving & restoring register values

new window cornist of set of registers. Each procedure call activates a new register window by incrementing a pointer, while return statement devenents me pointer.

Example = The system has a total of 7th registers
Registers Ro to Rg are Global registery - holds
poraneters shared by all procedures. The other
by registers are divided into 4 windows to accomplate
procedures AIB, C &D. Each register window consist
of 10 local registers & two sets of 8 register
Common to adjacent vindows.

