POKHARA UNIVERSITY

: 2021 Year Level: Bachelor Semester: Fall Full Marks: 100 Programme: BE Course: Computer Organization and Architecture Pass Marks: 45 Time : 3hrs. Candidates are required to give their answers in their own words as far as practicable. The figures in the margin indicate full marks. Attempt all the questions. a) Define ISA. Describe the considerations to be made while designing ISA. b) Explain instruction cycle for read and write operations using their timing diagram. a) Write a VHDL code to generate a function F=ABC+A'B'C'. b) Define RTL. Write RTL code for arithmetic operations with circuitry. c) Trace RTL code of Shift add multiplication algorithm for multiplication of (3) and (4). 3. a) There is a very simple CPU for the given set of Instructions: 8 Instruction Code Operations Instruction AC←ACVM[AAAAAA] 00 AAAAAA OR AC←AC^M[AAAAAA] 01 AAAAAA AND AC+AC' 10 AAAAAA **CMP** 11 XXXXXXX AC←M[AAAAAA] LDA Let the instruction width be 8 bits and address is 6 bits. Design the CPU's Register Section; State Diagram and ALU. b) Design the hardwired control unit for the CPU described in question 3 a. 4. a) Design a micro-sequencer control unit with horizontal microcode 8 for the CPU described in question 3b. b) Write RTL code for Booth's Algorithm. Design its circuit.

5.	a)	What is virtual memory? Differentiate between paging and segmentation.	7
	b)	Describe Register Windows. In a system, there are 8 windows of registers, each register share 8 input registers, and 8 output registers. Each of the windows has 4 local registers. The system has 10 Global registers. Calculate the total number of registers in the system. Show the pictorial representation as well.	8
6.	a)	What is DMA? Describe how it works.	8
	b)	What is cache coherence? Describe how cache coherence can be dealt with? List them.	7
7.	W	rite short notes on: (Any two)	2×5
	a) Instruction and data types		
	b)	USB	
	c)	Interrupt Vector	