

# Chapter 05: microprogrammed control unit

Hari K.C.

Department of Software Engineering  
Gandaki College of Engineering and Science

## chapter 5 Control unit Design

Control unit  
- Sequencing  
- Execution

Microsequencer or microprogrammed control unit.

In microprogrammed control unit, the control signals are generated & stored in lookup ROM, a microcode memory.

(Microsequencer generates control signals in correct sequence to perform micro-operations)

### Microsequencer Design & operations

Microsequencer is designed as a finite state machine.




fig - Generic microsequencer  
organisation

Control memory

Microsequencer stores its control signals in a lookup ROM. This control unit outputs the control signals values by reading data from lookup ROM.

Microsequencer consists of 3 main parts:

- i) microcode memory (control memory)
- ii) next address generator
- iii) register.

i) Microcode memory stores microcode or microprogram. It consists of microinstruction to fetch, decode & execute every instruction in microprocessor's instruction set.

ii) Next address generator ensures that microsequencer access the microinstructions in the order necessary to process each instruction in instruction set properly. It uses mapping logic to access correct execute routine for each instruction.



T1: MAR  $\leftarrow$  PC  
T2: MBR  $\leftarrow$  Memory  
T3: IR  $\leftarrow$  MBR  
PC  $\leftarrow$  PC + 1

instruction = opcode + address field

⇒ The register stores a value that corresponds to one state in CPU's state diagram. It serves as address that is input to microcode memory. This memory outputs a microinstruction. (the contents of memory location for that address). All microinstructions gives the microcode or microprogram for CPU.

The microinstruction consists of several bit fields. It can be divided into two groups:-

i) micro operations

ii) sequencer

1. i) micro operations: These signals are output from microsequencer to CPU. They are input to combinatorial logic to generate CPU's control signals or they directly produce control signals.

ii) Sequencer: used to generate the next address to be stored in the register

These bits, along with instructions opcode & flag values are input to combinatorial logic that generates address of next microinstruction.

The "generate next address" block of microsequencer generates all possible next address & select correct next address to pass along to register.

A microsequencer uses a parallel adder to generate the value of current address plus 1 as a possible next address. ✓

The other possible <sup>next</sup> addresses are absolute address, mappic logic, & a microsubroutine return address.

absolute address: for jump instructions.


mapping logic: maps opcode to the address

microsubroutine return address: for subroutine.

Every microsequencer uses the mapping address to go <sup>from</sup> ~~to~~ last state of fetch routine to correct execute routine.



## \* Microinstruction formats



i) The SELECT field determines the source of the address of next microinstruction. <sup>either mapping or absolute address</sup>

For example:- consider the final microinstruction of a fetch routine, <sup>fetching</sup> its select bits would instruct the next address generator to pass mapping address to register of microsequencer.

ii) ADDR field:- It specifies an absolute address. The microsequencer uses this address when performing an absolute jump i.e from the end of an execute routine to beginning of fetch routine. But the mapping logic doesn't use the bits of this field.

✓ iii) MICRO-OPERATIONS field:- There are 3 methods to specify micro operations.

a) horizontal microcode

b) vertical microcode

c) Direct generation of control signals



### a) Horizontal microcode :-

Firstly, listing every microoperation performed by CPU. (mnemonics are used)

Assign one bit in the microoperations field of microinstruction to each microoperation. This will result in large ~~microoperation~~ microinstruction.

For example :-

if a CPU performs 50 different microoperations, the micro-operation field uses 50 bits for every micro-operation.

b) Vertical microcode :- The number of bits in microoperation field can be reduced by using vertical microcode. In vertical microcode, the microoperations are grouped into fields. Each microoperation is assigned a unique encoded value in this field.

For example :- 16 microoperations can be encoded with using 4 bits, from 0000 to 1111


Vertical microinstruction require fewer bits than their equivalent horizontal microinstructions. However, microsequencers

that use vertical microcode must include a decoder for each micro-operation field to generate actual micro-operation signals.


In both horizontal & vertical microcode, the CPU must convert micro-operation signals to the control signals that load, clear & increment registers, enable buffers & select the signals that ~~load~~ functions to be performed by ALU.



\* Design & implementation of a very simple microsequencer  
(control unit layout) (intro) sequence generation & mapping logic



Here, only two possible next address are used : i) the opcode mapping & ii) absolute jump. The last state of fetch cycle, Fetch 3 goes to one of the 4 execute routines (ADD, AND, JMP, INC) - This is implemented by mapping input. The remaining states must each must go to one specific next state, which is implemented by using an absolute jump. Since there are 2 possible addresses,





the microsequencer select one of them. So, there is a multiplexer to do this. The select bit is generated by microsequencer to choose the correct next address.

The minimum number of bits needed to select is 4, which is the size of absolute address. (Because for our CPU, a total of nine states are there). The mapping hardware also generates an address of 4 bits wide. The o/p of multiplexer is also 4 bits that is input to register & output of register that is input to address inputs of microcode memory.

9 states  
+ 2 = 11  
2<sup>4</sup> = 16


\* Generating correct sequence & designing the mapping logic.

⇒ For this CPU, the microsequencer use the same mapping function that was used for hardwired control unit.

1 IR[1--0] 0

This produces address of 1000, 1010, 1100 & 1110 (8, 10, 12 & 14)  
for ADD1, AND1, JMP1 & INC1.

The mapping logic will be



The address for remaining states can be assigned somewhat randomly. Here we assign consecutive states to consecutive location in microcode memory (control memory)

<u>State</u>	<u>Address</u>
fetch 1	0000 (0)
✓ fetch 2	0001 (1)
fetch 3	0010 (2)
ADD 1	<del>8</del> 1000 (8)
ADD 2	1001 (9)
AND 1	1010 (10)
AND 2	1011 (11)
JMP 1	1100 (12)
INC 1	1110 (14)



To go from fetch 1 to fetch 2,

$SEL = 0$

&  $ADDR = 0001$

Setting  $SEL = 0$  causes microsequencer to get its next address from ADDR field. & setting ADDR field to 0001 causes it to go to location corresponding to state fetch 2

But,

fetch 3 must map to correct execute routine so it requires  $SEL = 1$  to select mapping address. Now, the contents of ADDR field are not used in microinstruction, it doesn't ~~mean~~ matter what value it has.

### Microcode

State	Address	SEL	ADDR <small>next address</small>
fetch1	0000	0	0001
fetch2	0001	0	0010
fetch3	0010	1	XXXX
ADD1	1000	0	1001
ADD2	1001	0	0000
AND1	1010	0	1011
AND2	1011	0	0000
JMP 1	1100	0	0000
INC 1	1110	0	0000

## \* Generating the microoperation using horizontal microcode

Microsequencer has two tasks i) to generate the correct microoperations & ii) to follow the correct sequence of states.

The first <sup>one task</sup> task is completed. Now, the other task is to generate correct microoperations, and associated control signals. This can be done by horizontal microcode, vertical microcode & direct generation of control signals.

✓ In horizontal ~~microinstruction~~ <sup>microoperation</sup> microcode, each microinstruction is represented by one bit in each microinstruction. The greater the number of microoperation, the larger the microcode will be.

The microoperations & their mnemonics

are:-

<u>Mnemonic</u>	<u>Micro-operation</u>
ARPC	$AR \leftarrow PC$
ARDR	$AR \leftarrow DR[5 \dots 0]$
PCIN	$PC \leftarrow PC + 1$
PCDR	$PC \leftarrow DR[5 \dots 0]$
DRM	$DR \leftarrow M$
IRDR	$IR \leftarrow DR[7 \dots 6]$
PLUS	$AC \leftarrow AC + DR$



AND

ACIN

 $AC \leftarrow AC \wedge DR$  $AC \leftarrow AC + 1$ 

Now, the primary horizontal

Since there are 9 micro operations, each word of microcode requires 9 bits to represent them, 1 bit per microoperation

A value of 1 means the microoperation is to occur & a value of 0 means that it does not.

Therefore, the horizontal microcode for very

See micro sequencer Simple microsequencer.

	State	Address	SEL	ARPC	ARDR	PCIN	PCDR
Fetch 1	0000 (0)	0	1	0	0	0	0
Fetch 2	0001 (1)	0	0	0	1	0	0
Fetch 3	0010 (2)	1	0	1	0	0	0
ADD 1	1000 (8)	0	0	0	0	0	0
ADD 2	1001 (9)	0	0	0	0	0	0
AND 1	1010 (10)	0	0	0	0	0	0
AND 2	1011 (11)	0	0	0	0	0	0
JMP 1	1100 (12)	0	0	0	0	1	0
INC 1	1110 (14)	0	0	0	0	0	0

Fetch 1 :  $AR \leftarrow PC$  Microoperation is to be done,

Fetch 1 is 1 state -

ADDR & IRDR have same value so,  
we can use one output to drive both  
microoperations. Let ADDR ~~be~~ represent both.

So, 9 microoperations are reduced to 8 ~~up~~.


For  $AR \leftarrow PC$  microoperation,  
this needs 9 bits (as shown in ARPC column).  
but mostly bits are 0 (inactive).

control signals

IRM	IRDR	PLUS	AND	ACIN	ADDR <sup>next state</sup>
0	0	0	0	0	0001
1	0	0	0	0	0010
0	1	0	0	0	XXXX
1	0	0	0	0	1001
0	0	1	0	0	0000
1	0	0	0	0	1011
0	0	0	1	0	0000
0	0	0	0	0	0000
0	0	0	0	1	0000



## Direct Generation of Control Signals



The control signal values are

Control Signals

ARLOAD  $\rightarrow$  ARPC  $\vee$  ADR


PCLOAD  $\rightarrow$  PCDR

PCDR  $\rightarrow$  PCLOAD

PCINC  $\rightarrow$  PCIN

DRLOAD  $\rightarrow$  DRM

ACLOAD  $\rightarrow$  PLUS  $\vee$  AND



ACINC  $\rightarrow$  ACIN

IRLOAD  $\rightarrow$  ADR

ALUSEL  $\rightarrow$  AND

MEMBUS  $\rightarrow$  DRM

PCBUS  $\rightarrow$  ARPC

DRBUS  $\rightarrow$  ADR  $\vee$  PCDR  $\vee$  PLUS  $\vee$  AND

READ  $\rightarrow$  DRM

Data register

Interacts with

## Generating micro-operation using vertical microcode


Vertical microcode reduce the number of bits in section of microcode.

In vertical microcode, the microoperations are grouped into fields such that no more than one microoperation in a field is active during any state. Then a unique field value is assigned

to each microoperation in the field.

For e.g.:- a field with 8 different  $2^3=8$  micro-operations would require 3 bits each value from 000 to 111 would be assigned to one of the eight micro-operations. The microoperation field bits are o/p from microcode memory to a decoder.

3x8 decoder



(fig: generation of  $\mu$ operation from vertical microcode)

a) when two microoperations occurs during the same state, assign them to different fields.


for e.g.:- DRM & DCIN both occur during fetch 2 states so, must be assign to different fields, one in  $M_1$  field & other in  $M_2$



b) Include a NOP (NO operation) if necessary,  
when no microoperation is active.


c) Group together micro-operation <sup>in same field</sup> that modify  
same register

The CPU requires at least two  
fields for its microoperation. labeled as M1 &  
M2.



Each field has 5 microoperations.

M1	M2
000 → NOP	NOP → 00
001 → DRM	PCIN → 01
010 → ARPC	PCDR → 10
011 → AIDR	
100 → PLUS	
101 → AND	
110 → ACIN	



### \* Reducing the no. of microinstructions

The number of microinstructions can be reduced by following ways:-

i) Using microsubroutines to combine repeated microoperations into a single block of microinstructions which are accessed by two or more execute routines.

ii) Using microcode jumps to access microinstructions shared by two or more routines.



## \* Microprogrammed control VS Hardwired Control unit

✓ When control signals are generated by hardware using conventional logic design techniques, the control unit is Hardwired CU.

A control unit whose binary variables are stored in memory is called microprogrammed CU.

A hardwired CU requires hardware modification for extensibility of CPU but microprogrammed control unit requires only microprogram changes. It is easier to modify microcode than to redesign hardware.

A hardwired CU has faster instruction execution than microprogrammed CU. (clock speed is high)

Microsequencer are less complex than hardwired CU.

In hardwired control unit, the control logic is implemented with gates, flipflops, decoders & other digital circuits.

In microprogrammed CU, the control information is stored in a control memory. The control memory is programmed to initiate the required sequence of microoperations.

The End