

MOS and LSI components in combinational logic designs.

Encoder & Decoder

Decoder = A decoder is a combinational circuit that converts binary information from 'n' input lines to a maximum of 2^n output lines.

There are 'n' input lines and m output lines where $m \leq 2^n$.

- $m \leq 2^n$ whenever there is don't care condition.
- Size of a decoder = no. of output lines \times no. of input lines
i.e. Size = $n \times 2^n$

2:4 decoder




Fig: Block diagram of Decoder.

Table of Decoder

	A	B	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	0	1
1	0	1	0	0	1	0
2	1	0	0	1	0	0
3	1	1	1	0	0	0

2 to 4 line decoder

In this decoder '2' input are decoded into '4' output. Each output representing one of the minterms of 2-input variable.

From the table,

$$Y_0 = \overline{A} \overline{B} \quad Y_1 = \overline{A} B \quad Y_2 = A \overline{B}$$

$$Y_3 = AB.$$

Predication;




Fig : 2:4 line decoder (2×4)

Application of Decoder

It is used in many types of application. For example, in computer, it is used to select input / output parts. The binary parts address is decoded and the appropriate peripherals is selected for communication. Each I/O part has unique address.

3x8 Decoder (Binary to octal converter)




Fig: Block diagram of a 3x8 decoder.

Truth table of 3x8 decoder

Inputs			outputs							
A	B	C	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1
			0	0	0	0	0	0	0	0

From the table

$$Y_0 = \overline{A} \overline{B} \overline{C}, \quad Y_1 = \overline{A} \overline{B} C \quad Y_2 = \overline{A} B \overline{C}$$

$$Y_3 = \overline{A} B C \quad Y_4 = A \overline{B} \overline{C} \quad Y_5 = A \overline{B} C \quad Y_6 = A B \overline{C}$$

$$Y_7 = A B C$$

3x3 decoder using 2x4 decoder

classmate

Date _____
Page _____

A	B	C	D
0	0	0	$y_0 = ABC$
0	0	1	$y_1 = \bar{A}B\bar{C}$
0	1	0	$y_2 = \bar{A}\bar{B}C$
0	1	1	$y_3 = \bar{A}BC$
1	0	0	$y_4 = A\bar{B}\bar{C}$
1	0	1	$y_5 = A\bar{B}C$
1	1	0	$y_6 = ABC$
1	1	1	$y_7 = A\bar{B}\bar{C}$

4:16 line Decoder (Binary to Hexadecimal converter).




Fig: Block diagram of 4:16 decoder.

TruthTable
Input

outputs

	A	B	C	D	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7	Y_8	Y_9	Y_{10}	Y_{11}	Y_{12}	Y_{13}	Y_{14}	Y_{15}
0)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1)	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2)	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
3)	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
4)	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
5)	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
6)	0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
7)	0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
8)	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
9)	1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
10)	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
11)	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
12)	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
13)	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
14)	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
15)	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

From the table

$$Y_0 = \bar{A}\bar{B}\bar{C}\bar{D} \quad Y_1 = \bar{A}\bar{B}\bar{C}D \quad Y_2 = \bar{A}\bar{B}CD$$

$$Y_3 = \bar{A}\bar{B}\bar{C}D \quad Y_4 = \bar{A}\bar{B}\bar{C}\bar{D} \quad Y_5 = \bar{A}\bar{B}\bar{C}D$$

$$Y_6 = \bar{A}\bar{B}C\bar{D} \quad Y_7 = \bar{A}\bar{B}CD \quad Y_8 = A\bar{B}\bar{C}\bar{D} \quad Y_9 = A\bar{B}\bar{C}D$$

$$Y_{10} = A\bar{B}\bar{C}\bar{D} \quad Y_{11} = A\bar{B}CD \quad Y_{12} = A\bar{B}\bar{C}\bar{D} \quad Y_{13} = \bar{A}\bar{B}\bar{C}D$$

$$Y_{14} = ABC\bar{D} \quad Y_{15} = ABCD$$

A B C D

$$Y_0 = \overline{AB} \overline{CD}$$

$$Y_1 = \overline{ABC} \overline{D}$$

$$Y_2 = \overline{ABC} \overline{D}$$

$$Y_3 = \overline{AB} \overline{C} D$$

$$Y_4 = \overline{AB} \overline{C} D$$

$$Y_5 = \overline{AB} \overline{C} D$$

So on

$$Y_{15} = ABCD$$

#

Bcd to seven segment decoder;

A LED emits radiation when forward biased. Free electrons recombine with holes near the junction. As free electrons fall from higher energy level to lower one, they give up energy in the form of energy and light.

By forward biasing different LEDs, we can display the digits 0 through

9. A seven segment decoder driver is an IC decoder that can be used to drive a seven segment indicator.

W

X

Y


Z

Bcd to seven
segment decoder

a
b
c
d
e
f
g

Here segment is

a	
f	b
e	g
c	d



classmate
Date _____
Page _____

	A	B	C	D	Inputs	w	x	y	z	a	b	c	d	e	f	g	Output
0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	0	0	1	0	0	1	1	0	0	0	0	1
2	0	0	1	0	0	0	1	0	0	1	1	0	1	1	0	0	0
3	0	0	1	1	0	0	1	1	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	0	1	0	0	0	1	1	0	0	0	1	1
5	0	1	0	1	0	0	1	0	0	1	0	1	1	1	0	1	1
6	0	1	1	0	0	0	1	0	0	0	1	1	1	1	1	0	0
7	0	1	1	1	0	0	1	1	1	1	1	1	1	1	1	0	0
8	1	0	0	0	0	0	1	0	0	1	1	1	1	1	1	1	0
9	1	0	0	1	0	0	1	0	0	1	1	1	1	1	0	1	1
10	1	0	1	0	0	0	1	0	0	1	1	1	1	1	1	1	0

~~For a,~~ ~~Y2,~~

WX	00	01	11	10
00	1	0	1	1
01	0	1	1	1
11	X	X	X	X
10	1	1	X	X

$$\begin{aligned}Q &= W + Y + XZ + \overline{X} \overline{Z} \\&= W + Y + \overline{X \oplus Z}\end{aligned}$$

~~AB~~ CD for b

AB	CD	00	01	11	10
00	00	1	1	1	1
01	01	1	0	1	0
11	X	X	X	X	X
10	01	1	1	X	X

$$b = \overline{B} + \overline{C}\overline{D} + CD$$

$$= \overline{B} + \overline{C} \oplus D$$

~~AB~~ CD for c Date _____ Page _____

AB	CD	00	01	11	10
00	00	1	1	1	0
01	01	1	1	1	1
11	X	X	X	X	X
10	11	1	1	X	X

$$P = \overline{C} + D + B$$

~~AB~~ CD

AB	CD	00	01	11	10
00	00	1	0	1	0
01	01	0	1	0	1
11	X	X	X	X	X
10	01	1	X	X	X

$$d = A + C\overline{D} + \overline{B}\overline{D} + \overline{B}C$$

$$+ B\overline{C}D$$

AB	CD	00	01	11	10
00	00	1	0	0	0
01	01	0	0	0	1
11	X	X	X	X	X
10	01	0	A	X	X

~~$$e = A + \overline{C}\overline{D} + B\overline{B}\overline{D} + C\overline{D}$$~~

~~AB~~ CD

AB	CD	00	01	11	10
00	00	1	0	0	0
01	01	1	0	1	1
11	X	X	X	X	X
10	01	1	X	X	X

$$f = A + \overline{C}\overline{D} + B\overline{C} + B\overline{D}$$

~~AB~~ CD

AB	CD	00	01	11	10
00	00	0	0	1	1
01	01	1	1	0	1
11	X	X	X	X	X
10	11	1	1	X	X

$$g = A + C\overline{D} + B\overline{C} + \overline{B}C$$

$$= A + C\overline{D} + B \oplus C$$




fig: circuit diagram of a seven segment decoder

Encoder

An encoder is a combinational circuit that performs the inverse operation of decoder. It has 2^n inputs, only one of which is active and 'n' outputs. It converts an active input signal into a coded output signal.




Fig: Block diagram of encoder



4:2 encoder




Fig: Block diagram of 4:2 encoder

Truth table:

Inputs				outputs	
y_0	y_1	y_2	y_3	A	B
1	0	0	0	0	0
0	1	0	0	0	0
0	0	1	0	0	1
0	0	0	1	1	0
				1	1

$$A = y_2 + y_3$$

$$B = y_1 + y_3$$

Realization of logic gate


 $y_0 \quad y_1 \quad y_2 \quad y_3$ 

fig: 4x2 encoder

Limitation

only one input can be enabled at a time.
 If two inputs are enabled at the same time, then output is undefined.

#

8:3 Encoder (Octal to Binary Conversion)

part


Date _____
Page _____

Fig: Block diagram of 8:3 encoder ;

→ Truth Table

Inputs								Outputs			
	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7	A	B	C
0	1	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	1
2	0	0	1	0	0	0	0	0	0	1	0
3	0	0	0	1	0	0	0	0	0	1	1
4	0	0	0	0	1	0	0	0	1	0	0
5	0	0	0	0	0	1	0	0	1	0	1
6	0	0	0	0	0	0	1	0	1	1	0
7	0	0	0	0	0	0	0	1	1	1	1
8	0	0	0	0	0	0	0	0	0	0	0

$$A = Y_4 + Y_5 + Y_6 + Y_7$$

$$A = \Sigma_M (4, 5, 6, 7)$$

$$B = Y_2 + Y_3 + Y_6 + Y_7$$

$$B = \Sigma_M (2, 3, 6, 7)$$

$$C = Y_1 + Y_3 + Y_5 + Y_7$$

$$C = \Sigma_M (1, 3, 5, 7)$$

$y_0 \ y_1 \ y_2 \ y_3 \ y_4 \ y_5 \ y_6 \ y_7$




Fig: Circuit diagram of 8×3 decoder:

16:4 encoder




Fig: Block diagram of 16: 4 encoder

Truth-table

~~Inputs~~

Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7	Y_8	Y_9	Y_{10}	Y_{11}	Y_{12}	Y_{13}	Y_{14}	Y_{15}	A	B	C	D	Outputs
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	010
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	011
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	100
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	1	01
0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	1	0	110
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	1	111
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	000
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	000
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	001
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	010
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	1	011
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	1	100
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	101
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	110
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	111
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	111

From table


$$A = Y_8 + Y_9 + Y_{10} + Y_{11} + Y_{12} + Y_{13} + Y_{14} + Y_{15}.$$

$$C_0 = Y_2 + Y_3 + Y_6 + Y_7 + Y_{10} + Y_{11} + Y_{14} + Y_{15}.$$

$$B = Y_4 + Y_5 + Y_6 + Y_7 + Y_{12} + Y_{13} + Y_{14} + Y_{15}.$$

$$0 = Y_1 + Y_3 + Y_5 + Y_7 + Y_9 + Y_{11} + Y_{13} + Y_{15}.$$

$y_0 \ y_1 \ y_2 \ y_3 \ y_4 \ y_5 \ y_6 \ y_7 \ y_8 \ y_9 \ y_{10} \ y_{11} \ y_{12} \ y_{13} \ y_{14} \ y_{15}$



#

Decimal to BCD encoder $T = C$ TruthTable

Decimal

	A	B	C	D
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

0
1
2
3
4
5
6
7
8
9

Decimal to
B₄B₃C₂D₁
encoder.

A
B
C
D

Block diagram
From truth table

$$A = \sum_m (8, 9)$$

$$B = \sum_m (4, 5, 6, 7)$$

$$C = \sum_m (2, 3, 6, 7)$$

$$D = \sum_m (1, 3, 5, 7, 9)$$

Do realization yourself

Multiplexer & Demultiplexer.

Multiplexer (Data Selector)

Multiplex means 'many to one'. A multiplexer is a combinational circuit which selects single information from multiple inputs one at a time with the help of selection line. Multiplexing is the process of transmitting a large number of information over a single line. For 'n' inputs, there are 'm' selection line and a single output where $2^m = n$.




Fig: Block diagram of a multiplexer

Application:


As building block in the CPU.

Used in the telecommunication at the transmitter side.

Advantage of multiplexer:

- It reduces the number of wire. Hence, it reduces the circuit complexity and cost.
- We can implement many combinational circuits using MUX.

2x1 MUX



No of selection line is found out as,

$$2^m = 2$$

or, $2^m = \square$ (n is no of inputs)

$$\text{or } 2^M = 2^1$$

$$\text{or } m = 1$$

(m no of enabler)

Function table

S_0	$\Theta/I/P$
0	D_0
1	D_1

$$\Theta/I/P = \overline{S_0} D_0 + S_0 D_1$$

Combination circuit diagram


 $D_0 \quad D_1 \quad S_0$ 

Fig: logic diagram of 4:1 MUX

4x1 MUX :

$$2^m = n \Rightarrow 2^m = 4$$
$$2^m = 2^2$$
$$\therefore m = 2$$




Fig : Block diagram of a 4:1 multiplexer.

Function table

S ₀	S ₁	Y
0	0	D ₀
0	1	D ₁
1	0	D ₂
1	1	D ₃

$$Y = \overline{S_0} \overline{S_1} D_0 + \overline{S_0} S_1 D_1 + S_0 \overline{S_1} D_2 + S_0 S_1 D_3$$




Fig: Logic circuit diagram of 4:1 MUX

8x1 mux:




Fig: Block diagram of 8:1 mux

Function table

Date _____
Page _____

S_0	S_1	S_2	V
0	0	0	D ₀
0	0	1	D ₁
0	1	0	D ₂
0	1	1	D ₃
1	0	0	D ₄
1	0	1	D ₅
1	1	0	D ₆
1	1	1	D ₇

$$V = \overline{S_0} \overline{S_1} \overline{S_2} D_0 + \overline{S_0} \overline{S_1} S_2 D_1 + \overline{S_0} S_1 \overline{S_2} D_2 + \\ \overline{S_0} S_1 S_2 D_3 + S_0 \overline{S_1} \overline{S_2} D_4 + S_0 \overline{S_1} S_2 D_5 + S_0 S_1 \overline{S_2} D_6 + \\ S_0 S_1 S_2 D_7$$




Fig : Logic circuit of 3:1 Mux

16: 1MUX



Fig: Block diagram of 16:1 MUX.

Function table:

S_0	S_1	S_2	S_3	Y
0	0	0	0	D_0
0	0	0	1	D_1
0	0	1	0	D_2
0	0	1	1	D_3
0	1	0	0	D_4
0	1	0	1	D_5
0	1	1	0	D_6
0	1	1	1	D_7
1	0	0	0	D_8
1	0	0	1	D_9
1	0	1	0	D_{10}
1	0	1	1	D_{11}
1	1	0	0	D_{12}
1	1	0	1	D_{13}
1	1	1	0	D_{14}
1	1	1	1	D_{15}




Fig: Logic diagram.

$$\begin{aligned}
 Y = & \overline{S_0} \overline{S_1} \overline{S_2} D_0 + \overline{S_0} \overline{S_1} S_2 S_3 D_1 + \overline{S_0} \overline{S_1} S_2 S_3 D_2 + \\
 & \overline{S_0} \overline{S_1} S_2 S_3 D_3 + \overline{S_0} S_1 \overline{S_2} S_3 D_4 + \overline{S_0} S_1 \overline{S_2} S_3 D_5 + \\
 & \overline{S_0} S_1 S_2 \overline{S_3} D_6 + \overline{S_0} S_1 S_2 S_3 D_7 + S_0 \overline{S_1} \overline{S_2} S_3 D_8 + \\
 & S_0 \overline{S_1} \overline{S_2} S_3 D_9 + S_0 \overline{S_1} S_2 \overline{S_3} D_{10} + S_0 \overline{S_1} S_2 S_3 D_{11} + \\
 & S_0 S_1 \overline{S_2} \overline{S_3} D_{12} + S_0 S_1 \overline{S_2} S_3 D_{13} + S_0 S_1 S_2 \overline{S_3} D_{14} \\
 & S_0 S_1 S_2 S_3 D_{15}.
 \end{aligned}$$

Demultiplexer (Data Divider)

'Demultiplexer' means 'one to many'. A demultiplexer is a combinational circuit that receives information on a single input and transmits the same information over one of the possible output lines. Selection of output lines is controlled by selection line. For 'n' output, there is 'm' selection line and single input where $n = 2^m$.




Fig: Block diagram of a demultiplexer.




Fig: Block diagram of 1:4 DEMUX.

Truth Table

S_1	S_0	Y_i
0	0	Y_0
0	1	Y_1
1	0	Y_2
1	1	Y_3

From table,

$$Y_0 = \overline{S}_1 \overline{S}_0$$

$$Y_1 = \overline{S}_1 S_0$$

$$Y_2 = S_1 \overline{S}_0$$

$$Y_3 = S_1 S_0$$

$$Y_0 = \overline{S}_1 \overline{S}_0$$

$$Y_1 = \overline{S}_1 S_0$$

$$Y_2 = S_1 \overline{S}_0$$

$$Y_3 = S_1 S_0$$




Fig: Logic Diagram of 1:4 DEMUX

1:8 De-Multiplexer

→ A 1:8 De-Multiplexer consists of 8 outputs,
3 select lines and only one inputs.





Fig: Block diagram of 1:8 de-multiplexer.

Function table:

S_2	S_1	S_0	F
0	0	0	I ₀
0	0	1	I ₁
0	1	0	I ₂
0	1	1	I ₃
1	0	0	I ₄
1	0	1	I ₅
1	1	0	I ₆
1	1	1	I ₇

Relayization



PLD: Programming Logic Design.

1. ROM (Read only MEMORY)

A ROM is essentially a memory device in which a fixed set of binary information is stored. The binary information must be first specified by the user and then embedded in the unit to form the required interconnection pattern. ROM contains special internal links that can be fused or broken. Once a pattern is established for a ROM, it remained fixed even if the power supply to the circuit is switched off and then switched on again i.e. it is non volatile.




Fig: Block diagram of ROM.

Types of ROM.

17 Mask ROM

27 PROM

37 EPROM

Implement using ROM;

$$F_1(A B C D E) = \Sigma_m(1, 6, 8, 16, 21, 31)$$

$$F_2(A B C D E) = \Sigma_m(0, 4, 8, 19, 17)$$

$$F_3(A B C D E) = \Sigma_m(3, 9, 22, 29, 30)$$

$$F_4(A B C D E) = \Sigma_m(7, 6, 5, 12, 15, 18)$$

$$F_5(A B C D E) = \Sigma_m(16, 20, 21, 28, 27)$$

	A	B	C	D	E	F	G	H	I	J	K
0	0	0	0	0	0	0	1	0	0	0	0
1	0	0	0	0	1	1	0	0	0	0	0
2	0	0	0	1	0	0	0	0	0	0	0
3	0	0	0	1	1	0	0	1	0	0	0
4	0	0	1	0	0	0	1	0	0	0	0
5	0	0	1	0	1	0	0	0	1	0	0
6	0	0	1	1	0	1	0	0	1	0	0
7	0	0	1	1	1	0	0	0	1	0	0
8	0	1	0	0	0	1	1	0	0	0	0
9	0	0	1	0	0	1	0	0	1	0	0
10	0	1	0	1	0	0	0	0	0	0	0
11	0	1	0	1	1	0	0	0	0	0	0
12	0	1	1	0	0	0	0	0	0	1	0
13	0	1	1	0	1	0	0	0	0	0	0
14	0	1	1	1	0	0	0	0	0	0	0
15	0	1	1	1	1	0	0	0	0	1	0
16	1	0	0	0	0	1	0	0	0	0	1
17	1	0	0	0	1	0	1	0	0	0	0
18	1	0	0	1	0	0	0	0	0	1	0
19	1	0	0	1	1	0	0	1	0	0	0
20	1	0	1	0	0	0	0	0	0	0	1
21	1	0	1	0	1	1	0	0	0	0	1
22	1	0	1	1	0	0	0	1	0	0	0
23	1	0	1	1	1	0	0	0	0	0	0
24	1	1	0	0	0	0	0	0	0	0	0
25	1	1	0	0	1	0	0	0	0	0	0
26	1	1	0	1	0	0	0	0	0	0	0
27	1	1	0	1	1	0	0	0	0	0	1
28	1	1	1	0	0	0	0	0	0	0	1
29	1	1	1	0	1	0	0	1	0	0	0
30	1	1	1	1	0	0	0	1	0	0	0
31	1	1	1	1	1	1	0	0	0	0	0




Fig: Logic circuit

PLA (Programmable Logic Array)

A PLA consists of a programmable AND array and a programmable OR array. The PLA is also called a Field Programmable logic Array (FPLA) because the user in the field programs it, not the manufacturer.




fig: Block diagram of PLA

Example: 1

$$F_1(A, B) = \sum m(0, 1)$$

$$F_2(A, B) = \sum m(2, 3)$$

Here,

A	B	F_1	f_2
0	0	1	0
0	1	1	0
1	0	0	1
1	1	0	1




fig: Logic circuit: - (L.O) m5 = (S.A) f_1, f_2

Example: 2

$$f_1(A, B, C) = \sum_m(1, 3, 4, 6)$$

$$f_2(A, B, C) = \sum_m(2, 3, 0, 5)$$

$$f_3(A, B, C) = \sum_m(7, 2)$$

	A	B	C	f_1	f_2	f_3		
1	0	0	0	1	1	0	1	1
2	0	0	1	1	0	0	1	1
3	0	1	0	0	1	1	1	1
4	0	1	1	0	1	0	1	1
5	1	0	0	1	0	0	1	1
6	1	0	1	0	1	0	1	1
7	1	1	0	1	0	0	1	1
8	1	1	1	0	0	1	1	1




Fig: Logic circuit

Binary Adder/Subtractor

A binary adder-subtractor is a combinational circuit that performs the arithmetic operations of addition and subtraction with binary numbers.




Fig: 8-bit adder/subtractor.

When $SUB = \text{LOW}$, the circuit performs the addition. The binary numbers B_7 to B_0 passed through the controlled inverter with no change. The full adders then produces the correct output SUM as,

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
B_7	B_6	B_5	B_4	B_3	B_2	B_1	B_0
S_7	S_6	S_5	S_4	S_3	S_2	S_1	S_0

When $SUB = HIGH$, the circuit performs the subtraction. Therefore the controlled inverter produces 1's complement of B_0 to B_7 . Furthermore, SUB is the carry into the first full adder (i.e. 1's complement $+ 1 = 2$'s complement). The circuit process the data like this, . . .

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
$\overline{B_7}$	$\overline{B_6}$	$\overline{B_5}$	$\overline{B_4}$	$\overline{B_3}$	$\overline{B_2}$	$\overline{B_1}$	$\overline{B_0}$
S_7	S_6	S_5	S_4	S_3	S_2	S_1	S_0

Magnitude Comparator

Magnitude comparator is a combinational circuit, designed to compare the two ~~bit~~ n-bit words applied as its input. The comparator has three outputs namely greater ($A > B$), lesser ($A < B$) and equal ($A = B$). Depending upon the results of comparison, one of these outputs will go high.




Fig: Block diagram of a n-bit comparator

$$B_A = \bar{B}_A = 1$$

$$S_0 = 1$$

$$S_A = 1$$

Design 1-bit magnitude comparator:




Fig: block diagram of 1-bit comparator.

A	B	G	E	L
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

$$G = A \bar{B}$$

$$E = \overline{\bar{A} \bar{B}} + AB$$

$$= \overline{A \oplus B}$$

$$L = \overline{AB}$$




Fig: Logic diagram of 1-bit magnitude comparator

Example: Design 2-bit magnitude comparator.

Inputs				Outputs		
A ₁	A ₀	B ₁	B ₀	G ₁ (A>B)	L ₁ (A>B)	E(A=B)
0	0	0	0	0	0	1
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	0	0
0	1	0	1	0	0	1
0	1	1	0	0	1	0
0	1	1	1	0	1	0
1	0	0	0	1	0	0
1	0	0	1	1	0	1
1	0	1	0	0	0	1
1	0	1	1	1	0	0
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	0	1

For G ($A > B$)

B_1, B_0	00	01	11	10
A_1, A_0	00	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

$$G_L = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

$$= A_1 \bar{B}_1 + A_0 \bar{B}_0 (A_1 + \bar{B}_1)$$

B_1, B_0	00	01	11	10
A_1, A_0	00	0	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

for L ($A < B$)

$$L = \overline{A}_1 B_1 + \overline{A}_1 \overline{A}_0 B_0 + \overline{A}_0 B_0 B_1$$

$$= \overline{A}_1 B_1 + \overline{A}_0 B_0 (\overline{A}_1 + B_1)$$

For $F(A=B)$

$A_1 A_0$	$B_1 B_0$	00	01	11	10
00	$\overline{A}_1 \overline{A}_0$	0	0	0	0
01	$(\overline{A}_1 + A_1) \overline{A}_0$	0	0	0	0
11	$\overline{A}_1 A_0$	0	0	1	0
10	$A_1 \overline{A}_0$	0	0	0	1

$$E = \overline{A}_1 \overline{A}_0 \overline{B}_1 \overline{B}_0 + \overline{A}_1 A_0 \overline{B}_1 B_0 + A_1 A_0 B_1 B_0 + A_1 \overline{A}_0 B_1 \overline{B}_0$$

$$= \overline{A}_1 B_1 (\overline{A}_0 \overline{B}_0 + A_0 B_0) + A_1 B_1 (B_0 A_0 + \overline{A}_0 \overline{B}_0)$$

$$= (\bar{A}_1 \bar{B}_1 + A_1 B_1) (\bar{A}_0 \bar{B}_0 + A_0 B_0)$$

$$= \overline{A_1 \oplus B_1} \cdot \overline{A_0 \oplus B_0}$$




Fig: Circuit diagram of 2-bit magnitude comparator