IITB - CPU

EE - 224 PROJECT

Course Instructor : Professor Virendra Singh

TEAM ID : 58

Group Members:-

1. Sarvadnya Purkar(22B4232)
2. Prajwal Nayak(22B4246)
3. Utkarsh Maurya(22B3910)
4. Samarth Sirsat(22B3988)

COMPONENTS USED

1. Memory

2. Register File, including the PC Register

3.ALU (add, subtract , multiply , and , or , imp)

4.SE7 (To extend 9 bits to 16 bits)

6. SE8 (To extend 8 bits to 16 bits)

7. SE10(To extend 6 bits to 16 bits)

8. Temporary Register

9. MUX 8x1

10. MUX 1x 4

11. MUX 1x2

12. DEMUX 1x2 16-bit

13. DEMUX 1x2 4-bit

14. Shifter 2 bit


PC
M1
M1_op
PC_INC
PC_READ
PC_W
pc_op
T4
T4_W
T4_op
M2
M3
M_add
M_data
M_inp
MEMORY
Mem_W
Mem_R
dm_op
DM
T1
T1_W
11_9
5_3
8_6
8_0
5_0
T1_11_9
T1_5_3
T1_8_6
T1_8_0
T1_5_0
SE7
SE7_op
SE10
SE10_op
LM SM
M4
RF
A1
A2
A3
D1
D2
D3
JK
M5
M6
T2
T2_op
T2_W
M7
T3
T3_op
T3_W
vdm
M8_op
SEL
A
B
C
Z
X
alu_Z
alu_X
alu_C
Shifter 1
Shifter 2
shifter1_op
shifter2_op
M10
M10_op
W
N
+1
M9_op
M9
alu

STATE FLOW DIAGRAM

ADD , SUB , MUL , AND , ORA , IMP :

ADI :

LW :



SW :

BEQ :



JAL :

JLR :

LHI , LLI .

STATE DIAGRAM NET



HARDWARE FLOWCHARTS

S1	PC → M_ADD, T4, ALU_A M_DATA → T1 +1 → ALU_B Memory is a two-dimensional integer indexed array. To move to the next memory address, integer 1 is added. ALU_X → PC	ADD MEM_R T1_W PC_W T4_W
S2	T1_11-9 → RF_A1 RF_D1 → T2 T1_8-6 → RF_A2 RF_D2 → T3 T1_5-0 → SE10	T2_W T3_W

S3	T2 → ALU_A
	T3 → ALU_B ALU_X → T2
	
	if (t1_op (14 downto 12) = "000") then --add
	sel<="0000";
	elsif (t1_op (14 downto 12) = "010") then --sub
	sel<="0001";
	elsif (t1_op (14 downto 12) = "011") then --mul
	sel<="0010";
	elsif (t1_op (14 downto 12) = "100") then --and
	sel<="0100";
	elsif (t1_op (14 downto 12) = "101") then --ora
	sel<="0101";
	elsif (t1_op (14 downto 12) = "110") then --imp
	sel<="0110";
	else null;
	end if;
		R1 instruction
		T2_W

S4	Y → RF_A3 T2 → RF_D3	RF_W
S5	SE10 → ALU_B T2 → ALU_A ALU_X → T2	ADD T2_W
S6	T1_8-0 → SE7 SE7 → ALU_A	SHIFT7 T2_W

	ALU_X → T2	
S7	T3→ ALU_A SE10 → ALU_B ALU_X → T3	T3_W ADD
S8	T3 → M_ADD M_DATA → T3	T3_W MEM_R
S9	T3 → M_ADD T2 → M_INP	MEM_W

S10	T4 → ALU_A
	if (t1_op(13)='1') then
	if (T2=T3) then
	SE10 → ALU_B
	sel<="0000";
	ALU_X → PC
	else --nothing must be done
	sel<="1111";
	end if;
	else
	SE7 → ALU_B
	sel<="0000";
	ALU_X → PC
	end if;
		ADD
		PC_W

S11	T4 → RF_D3 T1_11_9 → RF_A3	RF_W
S12	T3 → PC	PC_W
S13	T1_11_9 → RF_A3 T3 → RF_D3	RF_W

TESTING

regA is R0, regB is R1, regC is R2

1)ADD{0000000001010000}

The value of r0 is added to r1 and stored in r2



2)SUB{0010000001010000}

The value of r0 is subtracted from that of r1 and the result is stored in r2



3)MUL{0011000001010000}

First 4 bits of r0 are multiplied with first 4 bits of r1 and the value is stored in r2



4)ADI{immediate=6}{0001000001000110}

Add content of r0 with Imm (sign extended 000110) and store result in r1



5)AND{0100000001010000}

Digital And of the values in r0 and r1 is done which is stored in r2



6)ORA{ 0101000001010000}

Digital OR of the values in r0 and r1 is done which is stored in r2



7)IMP{ 0110000001010000}

Digital Implication of the values in r0 and r1 is done which is stored in r2



8)LHI{ 1000000011111111}

Here the first 0+8 immediate bits are 0+11111111, the 8 bit immediate i.e 11111111 is put into most significant 9 bits of r0 and the rest of the values are put to 0.



9)LLI{ 1001000110010100}

Here the first 0+8 immediate bits are 0+11111111, the 8 bit immediate i.e 11111111 is put into least significant 9 bits of r0 and the rest of the

values are put to 0.



10)LW {1010000001000010}

Here the 0th instructions is 1010000001000010 and the 6th instruction is 0110111010100010. R0 is taken as regA and R1 is taken as regB. Reg B has value 4 (i.e. 0000000000000100)stored in it which is added to the immediate (2 in this case) thus there sum comes out to be 6 which is the new pointer and the value at 6th position i.e. 0110111010100010 is written in regA which in this case is R0.



11)SW{ 1011000001000010}

Here Imm (sign extended 000010) is added to the value in r1 i.e 0000000000000100(4 in decimal) it comes out to be 6. As seen from the waveform the value of memory with PC 6 is changed to the value present in R0 i.e 0000000000000101



12)BEQ{1100000001001011}

Here the original value of PC i.e the initial value of R7 which is 0000000000000000 is stored in R0. Here Imm (sign extended 001011) multiplied by 2 which comes out to be 010110. This is added to R7 since R1=R2 and then it is stored in R7 ie pc is updated to 0000000000010110.



13)JAL{1101000000000011}

Here the original value of PC i.e the initial value of R7 which is 0000000000000000 is stored in R0. Here Imm (sign extended 000011) multiplied by 2 which comes out to be 6(in decimal) is added to r0 and then it is stored in r7 ie pc is updated to 0000000000000110.



14)JLR{1111000001000000}

Here the original value of PC i.e. value in R7(0000000000000000) is stored in r0 and then the value of r1 (i.e 0000000000000100) is stored in pc ie r7 which can also be framed as branching to the address in r1.



CPU CIRCUIT DIAGRAM

CONTRIBUTION

Sarvadnya Purkar(22B4232) and Prajwal Nayak(22B4246) : ➜

1. Circuit Designing
2. Memory Elements
3. Main CPU file
4. Testing
5. Report

Utkarsh Maurya(22B3910) and Samarth Sirsat(22B3988) : ➜

1. Circuit Designing
2. Optimization of the circuit to reduce states
3. All components except Main, Testing and Memory Elements
4. Report