# IITB - CPU

#### **EE - 224 PROJECT**

**Course Instructor: Professor Virendra Singh** 


**TEAM ID: 58** 

#### **Group Members:-**

- 1. Sarvadnya Purkar(22B4232)
- 2. Prajwal Nayak(22B4246)
- 3. Utkarsh Maurya(22B3910)
- 4. Samarth Sirsat(22B3988)

#### **COMPONENTS USED**

- 1. Memory
- 2. Register File, including the PC Register
- 3.ALU (add, subtract, multiply, and, or, imp)
- 4.SE7 (To extend 9 bits to 16 bits)
- 6. SE8 (To extend 8 bits to 16 bits)
- 7. SE10(To extend 6 bits to 16 bits)
- 8. Temporary Register
- 9. MUX 8x1
- 10. MUX 1x 4
- 11. MUX 1x2
- 12. DEMUX 1x2 16-bit
- 13. DEMUX 1x2 4-bit
- 14. Shifter 2 bit



#### **STATE FLOW DIAGRAM**

ADD, SUB, MUL, AND, ORA, IMP:

$$s1 \longrightarrow s2 \longrightarrow s3 \longrightarrow s4 \longrightarrow s1$$

ADI:  $S1 \rightarrow S2 \rightarrow S5 \rightarrow S4 \rightarrow S1$ 

LW:  $S1 \rightarrow S2 \rightarrow S7 \rightarrow S8 \rightarrow S13 \rightarrow S1$ 

SW:  $S1 \longrightarrow S2 \longrightarrow S7 \longrightarrow S9 \longrightarrow S1$ 


JAL:  $S1 \longrightarrow S2 \longrightarrow S11 \longrightarrow S10 \longrightarrow S1$ 

 $S1 \longrightarrow S2 \longrightarrow S11 \longrightarrow S12 \longrightarrow S1$ 

LHI, LLI.

 $s1 \rightarrow s2 \rightarrow s6 \rightarrow s4 \rightarrow s1$ 

## STATE DIAGRAM NET



## HARDWARE FLOWCHARTS

S1	PC → M_ADD, T4, ALU_A M_DATA → T1 +1 → ALU_B Memory is a two-dimensional integer indexed array. To move to the next memory address, integer 1 is added. ALU_X → PC	ADD MEM_R T1_W PC_W T4_W
S2	T1_11-9 → RF_A1 RF_D1 → T2 T1_8-6 → RF_A2 RF_D2 → T3 T1_5-0 → SE10	T2_W T3_W
S3	T2 → ALU_A T3 → ALU_B ALU_X → T2  if (t1_op (14 downto 12) = "000") thenadd sel<="0000"; elsif (t1_op (14 downto 12) = "010") thensub sel<="0001"; elsif (t1_op (14 downto 12) = "011") thenmul sel<="0010"; elsif (t1_op (14 downto 12) = "100") thenand sel<="0100"; elsif (t1_op (14 downto 12) = "101") thenora sel<="0101"; elsif (t1_op (14 downto 12) = "110") thenimp sel<="0110"; else null; end if;	R1 instruction T2_W
S4	Y → RF_A3 T2 → RF_D3	RF_W
S5	SE10 → ALU_B T2 → ALU_A ALU_X → T2	ADD T2_W
S6	T1_8-0 → SE7 SE7 → ALU_A	SHIFT7 T2_W


	ALU_X → T2	
S7	T3→ ALU_A SE10 → ALU_B ALU_X → T3	T3_W ADD
S8	T3 → M_ADD M_DATA → T3	T3_W MEM_R
S9	T3 → M_ADD T2 → M_INP	MEM_W
S10	T4 → ALU_A  if (t1_op(13)='1') then  if (T2=T3) then  SE10 → ALU_B  sel<="0000";  ALU_X → PC  elsenothing must be done  sel<="1111";  end if;  else  SE7 → ALU_B  sel<="0000";  ALU_X → PC  end if;	ADD PC_W
S11	T4 → RF_D3 T1_11_9 → RF_A3	RF_W
S12	T3 → PC	PC_W
S13	T1_11_9 → RF_A3 T3 → RF_D3	RF_W

## **TESTING**

regA is R0, regB is R1, regC is R2


## 1)ADD{000000001010000}

The value of r0 is added to r1 and stored in r2




## 2)SUB{001000001010000}

The value of r0 is subtracted from that of r1 and the result is stored in r2




## 3)MUL{0011000001010000}

First 4 bits of r0 are multiplied with first 4 bits of r1 and the value is stored in r2




4)ADI{immediate=6}{000100001000110}

Add content of r0 with Imm (sign extended 000110) and store result in r1




## 5)AND{010000001010000}

Digital And of the values in r0 and r1 is done which is stored in r2




#### 6)ORA{ 0101000001010000}

Digital OR of the values in r0 and r1 is done which is stored in r2




## 7)IMP{ 011000001010000}

Digital Implication of the values in r0 and r1 is done which is stored in r2



## 8)LHI{ 100000011111111}


Here the first 0+8 immediate bits are 0+11111111, the 8 bit immediate i.e 11111111 is put into most significant 9 bits of r0 and the rest of the values are put to 0.



## 9)LLI{ 1001000110010100}


Here the first 0+8 immediate bits are 0+11111111, the 8 bit immediate i.e 11111111 is put into least significant 9 bits of r0 and the rest of the

#### values are put to 0.




## 10)LW {101000001000010}

Here the 0<sup>th</sup> instructions is 1010000001000010 and the 6<sup>th</sup> instruction is 0110111010100010. R0 is taken as regA and R1 is taken as regB. Reg B has value 4 (i.e. 0000000000000000)stored in it which is added to the immediate (2 in this case) thus there sum comes out to be 6 which is the new pointer and the value at 6<sup>th</sup> position i.e. 0110111010100010 is written in regA which in this case is R0.




## 11)SW{ 1011000001000010}

Here Imm (sign extended 000010) is added to the value in r1 i.e 0000000000000000(4 in decimal) it comes out to be 6. As seen from the waveform the value of memory with PC 6 is changed to the value present in R0 i.e 000000000000101




#### 12)BEQ{110000001001011}

Here the original value of PC i.e the initial value of R7 which is 00000000000000000 is stored in R0. Here Imm (sign extended 001011) multiplied by 2 which comes out to be 010110. This is added to R7 since R1=R2 and then it is stored in R7 ie pc is updated to 0000000000010110.




#### 13)JAL{110100000000011}

Here the original value of PC i.e the initial value of R7 which is 000000000000000000 is stored in R0. Here Imm (sign extended 000011) multiplied by 2 which comes out to be 6(in decimal) is added to r0 and then it is stored in r7 ie pc is updated to 000000000000110.



## 14)JLR{1111000001000000}

Here the original value of PC i.e. value in R7(0000000000000000) is stored in r0 and then the value of r1 (i.e 00000000000000) is stored in pc ie r7 which can also be framed as branching to the address in r1.



## **CPU CIRCUIT DIAGRAM**

## **CONTRIBUTION**

#### Sarvadnya Purkar(22B4232) and Prajwal Nayak(22B4246): →

- 1. Circuit Designing
- 2. Memory Elements
- 3. Main CPU file
- 4. Testing
- 5. Report

#### Utkarsh Maurya(22B3910) and Samarth Sirsat(22B3988): →

- 1. Circuit Designing
- 2. Optimization of the circuit to reduce states
- 3. All components except Main, Testing and Memory Elements
- 4. Report