

Registration No :

2 2 0 1 2 1 4 0 6 5

Total Number of Pages : 02

B.Tech/  
Integrated Dual Degree (B.Tech and M.Tech)  
RBL2B002

2<sup>nd</sup> Semester Reg. / Back Examination: 2022-2023

Basic Electronics Engineering

AERO, AE, AUTO, BIOTECH, CHEM, CIVIL, CST, CSEAI, CSEDS, CSE, CSIT, CSEAIME, ELECTRICAL & C.E, EEE, ELECTRICAL, ECE, ETC, EIE, MANUTECH, MECH, MME, METTA, MINERAL, MINING, PLASTIC, IT

Time : 3 Hour

Max Marks : 100

Q.Code : M383

Answer Question No.1 (Part-1) which is compulsory, any eight from Part-II and any two from Part-III.

The figures in the right hand margin indicate marks.

Part-I

Q1

Answer the following questions:

(2 x 10)

- Draw the equivalent circuit diagram of a diode.
- Draw V-I characteristics of the ideal zener diode.
- Write the applications of CE, CB, CC configuration of transistors.
- Define slew rate.
- Distinguish between BJT and FET.
- Draw the circuit diagram of an Op Amp differentiator.
- Write 4 applications of closed loop Op amp circuits.
- Draw logic gate symbols for NOR & X-OR gates.
- Draw the OR gate using NAND gates.
- $(127)_{10} = (?)_8$  and  $(110110)_2 = (?)_{16}$

Part-II

Q2

Only Focused-Short Answer Type Questions- (Answer Any Eight out of Twelve)

(6 x 8)

- Draw the VI characteristics of a diode and explain about its current equation.
- Explain the principle of operation of a pnp transistor.
- What is a zener diode? Explain about its constructional details with applications.
- Explain the operation of a digital inverter.
- Explain about MOSFET and its characteristics.
- Explain the principle of operation of a JFET.
- Design a circuit which produces the output voltage  $V_0 = 2V_1 - 6V_2 + 9V_3$  using Op-amp with minimum resistance value  $50k\Omega$ .
- Write the ideal characteristics of Op-amp, with its physical interpretation.
- Derive the output voltage of a differentiator circuit using Op-amp.

1771  
2461



- j) Design a full adder using NOR gates only.
- k) Design a X-OR gate using minimum number of NOR gates.
- l) Explain about number systems and its conversion details.

**Part-III**

**Only Long Answer Type Questions (Answer Any Two out of Four)**

- |    |                                                                                                    |      |
|----|----------------------------------------------------------------------------------------------------|------|
| Q3 | Explain various types of transistors, its constructional details and input output characteristics. | (16) |
| Q4 | Explain in detail about CMOS, its constructional details, merits and applications.                 | (16) |
| Q5 | What is an op-amp, its equivalent circuit, applications with neat circuits.                        | (16) |
| Q6 | Design a half adder, full adder, full subtractor with NAND gates only.                             | (16) |

Registration No:

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 02

B.Tech.  
15BE2101

1<sup>st</sup> Semester Back Examination 2017-18

BASIC ELECTRONICS

BRANCH: AERO, CHEM, CIVIL, CSE, ECE, EEE, ELECTRICAL, ETC, IT, MECH, MME,  
PE, PLASTIC, TEXTILE

Time: 3 Hours

Max Marks: 100

Q.CODE: B999

Answer Question No.1 and 2 which are compulsory and any four from the rest.  
The figures in the right hand margin indicate marks.


**Q1** Answer the following questions: *multiple type or dash fill up type* (2 x 10)

- a) The thermal runaway in a CE transistor amplifier can be prevented by biasing the transistor in such a manner that
  - a)  $V_{CE} > V_{CC}/2$
  - b)  $V_{CE} < V_{CC}/2$
  - c)  $V_{CE} = V_{CC}/2$
  - d)  $V_{CE} = 0$
- b) A diode is said to be useful to be configured as an amplifier when its  $\beta$  is
  - a) Less than 0
  - b) between 0 & 1
  - c) between 1 & 50
  - d) > 50
- c) A full wave rectifier needs at least ----- diodes.
- d) The maximum efficiency of an half wave rectifier is ----- %.
- e) The frequency compensation is used in Op-Amps to increase its -----.
- f) An Instrumentation amplifier uses ----- Op-Amps.
- g) Which of the following is not associated with a p-n junction
  - a) junction capacitance
  - b) charge storage capacitance
  - c) depletion capacitance
  - d) channel length modulation
- h) 9's complement of 68 is -----  
The decimal equivalent of 10010111 is -----
- i) What is mean by PIV rating of a diode
  - a) Maximum reverse bias potential which can be applied across a diode without breakdown
  - b) Maximum forward bias potential which can be applied across a diode without breakdown
  - c) Minimum potential required by a diode to reach conduction state
  - d) Maximum power allowable to a diode
- j) SR Flip flop can be converted to T-type flip-flop if .....

**Q2** Answer the following questions: *Short answer type* (2 x 10)


- a) Define CMRR and Slew rate.
- b) Difference between zener breakdown and avalanche breakdown.
- c) Derive the relation between  $\alpha$  and  $\beta$ .
- d) Prove Demorgan's Theorem.
- e) Draw the IEEE logic symbol of AND, NOT, NOR & XOR gates.
- f) Define Bark Hausen criterion.
- g) Give the relationship between  $I_{CO}$  &  $I_{CEO}$ .
- h) Define the thermal runaway of transistor.
- i) What is common collector configuration of BJT ?

j)



What is input impedance of op-amp circuit in the above figure?

- Q3 a)** With neat circuit diagram and waveforms, explain the working of a full wave bridge rectifier. Also discuss the PIV for center tapped Transformer. (10)
- b)** (5)



Discuss the above circuit with sinusoidal input of peak to peak voltage 10 V,  $V_{R1} = 2V$ ,  $V_{R2} = 1V$ ,  $R = 1\Omega$ , and the diodes are silicon diodes

- Q4 a)** The i/p to the Full wave rectifier is  $v(t) = 200 \sin 50t$ . If  $R_L$  is  $1k\Omega$  and forward resistance of diode is  $50\Omega$ , find: (10)
- D.C current through the circuit
  - The A.C (rms) value of current through the circuit
  - The D.C output voltage
  - The A.C power input
  - The D.C power output
  - Rectifier efficiency.
- b)** Explain zener diode voltage regulator circuit with no load and with load. (5)
- Q5 a)** With a neat circuit diagram, explain the Voltage Divider Bias circuit using approximate analysis. Also derive the equation of stability (S) for Voltage Divider Bias circuit. (10)
- b)** What is a DC load line? Explain Base biased method with necessary equations. (5)
- Q6 a)** Design a single stage common source amplifier for following specification.  $A_v = -25$ ,  $V_0 = 2.5V$  (10)
- b)** Derive the expression of 3 input summing amplifier. (5)
- Q7 a)** Convert  $(1101101)_2 = ( )_{10}$  and  $(69)_{10} = ( )_2$  (10)
- Convert  $(1010111011110101)_2 = ( )_{16}$  and  $(FA876)_{16} = ( )_2$
- b)** Write notes on Universal Gates. Also realize NOR using NAND gates only. (5)
- Q8 a)** Factorize the following Boolean equations (10)
- $Y_1 = AB' + AB$
  - $Y_2 = (B + CA) + (C + A'B)$
- Write a note on Full Adder.
- b)** What is a RS Flip-Flop? Explain using its circuit diagram, logic symbol and truth table. (5)
- Q9 a)** Write the principle and working of CRO with proper block diagram. (10)
- b)** Write notes on (5)
- Virtual ground
  - Clamper circuit

Registration No:

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 02

**B.Tech  
BE2101**

**1<sup>st</sup> Semester Back Examination 2017-18**

**BASIC ELECTRONICS**

**BRANCH: AUTO, CHEM, CIVIL,**

**CSE, ECE, EEE, EIE, ELECTRICAL, ETC, IT, MECH, MME, PE, PLASTIC, TEXTILE**

**Time: 3 Hours**

**Max Marks: 70**


**Q.CODE: B1202**

**Answer Question No.1 which is compulsory and any five from the rest.**

**The figures in the right hand margin indicate marks.**

- Q1      Answer the following questions :      (2 x 10)**
- a) What will happen at the screen of CRO when time base voltage is given to Y-plate and a pulse is given to X-plate?
  - b) Define Slew rate and CMRR of an op-amp.
  - c) Establish the relation between  $\alpha$  and  $\beta$  of a BJT.
  - d) Determine the DC resistance of a diode at  $V_D = -20V$  if its reverse saturation currents  $1\mu A$ . (Take  $V_T = 25mV$  at room temperature)
  - e) Convert the decimal number -32 to its equivalent 1's complement and 2's complement form.
  - f) Implement the logic function using NAND gate only:  $X = A' + BC$ .
  - g) Define Ripple Factor. What is the value of ripple factor of half wave and full wave rectifier respectively?
  - h) What is the significance of the gain bandwidth product?
  - i) Write down the excitation equation of S-R flip-flops. What is its limitation?
  - j) What is Binary Counter? How many flip-flops are required for MOD-12 counter design?
- Q2      a) Draw the forward and reverse bias characteristics of a p-n junction diode and explain them qualitatively.      (5)**
- b) A transistor is operated at a forward current of  $2\mu A$  and with the collector open circuited. Calculate the junction voltage  $V_C$  and  $V_E$ , the collector to emitter voltage  $V_{CE}$  assuming  $I_{CO} = 2\mu A$ ,  $I_{EO} = 1.6\mu A$  and  $\alpha = 0.98$ .      (5)**
- Q3      a) Write the truth table of half adder and full adder. Draw their block diagram.      (5)**
- b) Draw the circuits of integrator and differentiator using op-amp. Derive the expression for output voltage.      (5)**
- Q4      a) Draw the circuit of an emitter follower. Derive the expression for an input impedance. Mention at least two applications of an emitter follower.      (5)**
- b) What is MUX? Implementation the following Boolean function using 4X1 MUX      (5)**
- $F = A'B'C' + ABC + AB'C + A'BC'$
- Q5      a) What is the condition of oscillation? Derive the expression of frequency of oscillation and also the condition of oscillation in a RC-phase shift oscillator.      (5)**

- b) Derive the expression for the output voltage and then find the magnitude of the output voltage of the op-amp circuits shown below: (5)



- Q6 (a) A CE amplifier has mid frequency gain of 200. The upper and lower 3dB frequency of the amplifier is 10KHz and 100KHz respectively. A negative feedback of 10% is incorporated in the amplifier circuit. Find the new gain and new bandwidth after feedback? (5)
- (b) With suitable diagram explain the working principle of CRO. (5)
- Q7 Explain the operation of half wave and full wave rectifier with input and output waveform. Find the ripple factor in both cases. (10)
- Q8 Write short answer on any TWO: (5 x 2)
- ROM and RAM
  - Voltage Divider Circuit
  - Class-B Amplifier
  - Small Signal Analysis

Registration No :

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 02

B.Tech  
BE2101

1<sup>st</sup> Semester Back Examination 2019-20

BASIC ELECTRONICS

BRANCH : AEIE, AERO, AUTO, BIOMED, BIOTECH, CHEM, CIVIL, CSE, ECE, EEE, EIE, ELECTRICAL, ENV, ETC, FASHION, FAT, IEE, IT, ITE, MANUFAC, MANUTECH, MARINE, MECH, METTA, METTAMIN, MINERAL, MINING, MME, PE, PLASTIC, TEXTILE


Max Marks : 70

Time : 3 Hours


Q.CODE : HB968

Answer Question No.1 which is compulsory and any FIVE from the rest.  
The figures in the right hand margin indicate marks.


- Q1** Answer the following questions : (2 x 10)
- Define PIV of a Diode.
  - What do you mean by universal gates? Name two universal gates used.
  - Perform the following subtraction using 2's complement method.  
 $(47)_{16} - (68)_{10}$
  - Construct an AND gate using NOR gate.
  - Write the difference between flip flop and latch.
  - State Barkhausen Criterion of oscillation.
  - How an ideal diode acts as a bistable switch?
  - Convert  $(25.625)_{10}$  into equivalent Binary.
  - Prove the Boolean Identity,  $(A+B)(A+C) = A + BC$
  - How a BJT can be used as a Switch?
- Q2** a) With neat sketches explain the operation of a center tapped full wave rectifier. (5)  
b) With suitable diagram illustrate the basic operation of a CRO. (5)
- Q3** a) Convert the given expression into canonical POS form (5)  
 $Y = (A+B)(B+C)(A+C)$   
b) A negative feedback of gain  $\beta = 2.5 \times 10^{-3}$  is applied to an amplifier of open loop gain 1000. Calculate the change in overall gain of the feedback amplifier if the open loop gain of the amplifier is reduced by 25%. (5)
- Q4** a) Write the Boolean expression for this logic below? (5)



- b) Determine  $I$ ,  $V_1$ ,  $V_2$  and  $V_0$  for the following circuit. (5)



- Q5 a)** Define logic 1 and logic 0? In a particular digital system we are getting some output voltages like **0.2V, 0.35V, 0.45V, 1.2 V, 2.3V, 2.9V, 3.2V**. Specify which one is logic 1 and logic 0. (follow the diagram for your reference.) **(5)**



- b)** Why CE configuration is most popular in amplifier circuits? **(5)**
- Q6** Discuss the current amplification factor in different configuration of BJT with circuit diagram. Compare their relationship with one another. **(10)**
- Q7** A  $50\Omega$  load resistance is connected across a half wave rectifier. The input supply voltage is 230V (rms) at 50Hz. Determine the dc output voltage, peak-to-peak ripple in the output voltage and output ripple frequency. Also find out the PIV of the diode used. **(10)**
- Q8** **Write short answer on any TWO :** **(5 x 2)**
- Zener and Avalanche breakdown
  - Positive Clamper circuit
  - Full adder circuit.



Registration No :

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 02

B.Tech  
RBL1B002

1<sup>st</sup> Semester Regular/Back Examination 2019-20

BASIC ELECTRONICS ENGINEERING

BRANCH : AEIE, AERO, AG, AUTO, BIOMED, BIOTECH, CHEM, CIVIL, CSE, CST, ECE, EEE, EIE, ELECTRICAL, ELECTRICAL & C.E, ELECTRONICS & C.E, ENV, ETC, FASHION, FAT, IEE, IT, ITE, MANUFAC, MANUTECH, MARINE, MECH, METTA, METTAMIN, MINERAL, MINING, MME, PE, PLASTIC, PT, TEXTILE

Max Marks : 100

Time : 3 Hours

Q.CODE : HRB713

Answer Question No.1 (Part-1) which is compulsory, any EIGHT from Part-II and any TWO from Part-III.

The figures in the right hand margin indicate marks.

Part-I


Q1 Only Short Answer Type Questions (Answer All-10) (2 x 10)

- Determine the dc resistance of a diode at  $V_D = -20V$  if its reverse saturation current is  $1\mu A$  (The  $V_T = 25\text{ mV}$  at room temperature)
- Give at least two examples of semiconductor materials which are used for LED.
- Why BJT is called current controlled device?
- Why collector is made larger than emitter and base?
- Take a typical open loop differential configuration and derive the output for the mentioned two inputs.
- What is the main constructional difference between D-type and E-type MOSFET?
- The reverse gate voltage of JFET when changes from  $4.4V$  to  $4.2V$ , the drain current changes from  $2.2\text{ mA}$  to  $2.6\text{ mA}$ . Find out the value of transconductance of the transistor.
- What is positive and negative logic?
- State the two Demorgan's theorem.
- What is virtual Ground?

Part-II

Q2 Only Focused-Short Answer Type Questions- (Answer Any Eight out of Twelve) (6 x 8)

- Derive the relation between trans-conductance ( $g_m$ ) and Drain current  $I_D$  and plot the curve between them.
- Develop the basic Diode equation. Using the same find the percentage increase in reverse saturation current of a PN junction diode if the temperature is increased from  $25^\circ C$  to  $50^\circ C$ .
- A diode is operated at room temperature with  $I_S = 10^{-10}\text{ A}$  and  $\eta = 2$ . i)What is the diode current  $I_D$ , if the voltage across the diode is  $V_D = 0.65\text{ V}$  ? ii)What voltage  $V_D$  is required for a diode current of  $200\text{ }\mu A$ .
- Compare the Si diode and Ge diode?
- Determine  $I_1$ ,  $I_2$  and  $I_3$  for the circuit shown in the following figure.



- f) What is pinch off voltage in JFET? Define pinch off voltage with respect to different characteristics of an n-channel JFET. Is the drain current affected by  $V_P$ ? Justify your answer.
- g) Explain the basic operation of a full adder using Truth table. Implement the full adder using half adder.
- h)  $Y = \overline{A}B + C$ , Implement it using NOR gates only.?
- i) Derive the gain equation with feedback by taking an inverting opamp closed loop configuration.
- j) Prove that  $\overline{AB} + \overline{BC} + \overline{CA} = \overline{A} \overline{B} + \overline{B} \overline{C} + \overline{A} \overline{C}$
- k) Explain with neat sketch, how transistor can be used as a switch?
- l) Explain the construction and operation of a CMOS Inverter.

### Part-III

#### Only Long Answer Type Questions (Answer Any Two out of Four)

- Q3** A silicon diode having  $20 \Omega$  internal resistance is used as half wave rectifier. If the applied input voltage is  $50 \sin 100\pi t$  and load resistance is  $800 \Omega$ , then find (16)
- a)  $I_m$ ,  $I_{dc}$  and  $I_{rms}$
  - b) Output frequency and ripple factor
  - c) AC input and output power
  - d) efficiency
- Q4** Prove that voltage divider bias is the best type of biasing than all other types of biasing. (16)
- Q5** Discuss the various ideal characteristics of opamp? Determine the output voltage of an op-amp for input voltages of  $V_{i1} = 150 \mu V$  and  $V_{i2} = 140 \mu V$ . The amplifier has a differential gain of  $A_d = 4000$  and the value of CMRR is  $10^5$  (16)
- Q6**  $F = xy'z + x'y'z + w'xy + wx'y + wxy$  (16)
- a). Obtain the truth table of  $F$ .
  - b). Draw the logic diagram, using original Boolean expression.
  - c). Use Boolean algebra to simplify the function to a minimum number of literals.
  - d). Draw the logic diagram, from the simplified expression

Registration No :

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 02

B.Tech  
15BE2101

1<sup>st</sup> Semester Back Examination 2019-20

**BASICS OF ELECTRONICS**

**BRANCH : AEIE, AERO, AUTO, BIOMED, BIOTECH, CHEM, CIVIL, CSE, ECE, EEE, EIE, ELECTRICAL, ENV, ETC, FASHION, FAT, IEE, IT, ITE, MANUFAC, MANUTECH, MARINE, MECH, METTA, METTAMIN, MINERAL, MINING, MME, PE, PLASTIC, TEXTILE**

**Max Marks : 100**

**Time : 3 Hours**

**Q.CODE : HB928**

**Answer Question No.1 (Part-1) which is compulsory, any EIGHT from Part-II and any TWO from Part-III.**

**The figures in the right hand margin indicate marks.**

**Part- I**

- Q1 Only Short Answer Type Questions (Answer All-10) (2 x 10)**
- a) FET is Current or Voltage control device. Justify.
  - b) Is JFET is more advantageous than the BJT? Justify
  - c) Differentiate zener and avalanche breakdown.
  - d) What is transducer? Mention any four characteristics of a transducer.
  - e) Define CMRR and Slew rate for Op-Amp.
  - f) State the difference between Latch and Flip-flop.
  - g) Convert a decimal number 197.72 to binary.
  - h) Find the compliment of  $A+BC$ .
  - i) Draw a binary adder using logic gates.
  - j) Draw only the block diagram of Analog communication.

**Part- II**

- Q2 Only Focused-Short Answer Type Questions- (Answer Any Eight out of Twelve) (6 x 8)**
- a) Draw and explain the V-I characteristics of silicon diode.
  - b) What is the need for capacitor filter? For a half-wave rectifier explain the operation of C-filter.
  - c) Sketch the transistor input and output characteristics of CE configuration and briefly explain the three regions of operation.
  - d) Design a voltage regulator using zener diode to meet the following specification; Unregulated voltage=20V,  $V_0=10V$ , load current is 0-20mA,  $I_{2min}=10mA$ ,  $I_{2max}=100mA$
  - e) Draw the PNP transistor circuit in CB configuration. Sketch the output characteristics. Indicate active, saturation and cut off regions. Briefly explain the nature of these curves.
  - f) How JFET has been constructed? Explain the principle of operation of JFET at different values of  $V_{GS}$  and  $V_{DS}$ .
  - g) A half wave rectifier from a supply 230V, 50Hz with step down transformer ratio 3:1 to a resistive load of 10K $\Omega$ . The diode forward resistance is 75 $\Omega$  and transformer secondary is 10 $\Omega$ . Calculate DC current, DC voltage, efficiency and ripple factor.
  - h) Subtract  $(1000.01)_2$  from  $(1011.10)_2$  using 1's and 2's compliment method.
  - i) Explain the working of clocked R-S flip flop with a suitable circuit, symbol, truth table, input-output wave forms considering positive edge triggered R-S flip flop.
  - j) Implement EX-OR gate using NAND gates and NOR gates.
  - k) Explain the construction and principle operation of LVDT.
  - l) Explain the frequency modulation with necessary waveforms. Bring out the difference between AM and FM.

**Part-III**

**Only Long Answer Type Questions (Answer Any Two out of Four)**

- Q3** a) State and prove Demorgan's theorem. (7)  
b) Show that : (3 × 3)  
a.  $A\bar{B}C + B + D\bar{B} + AB\bar{D} + \bar{A}C = B + C$   
b.  $AB + A(B + C) + B(B + C) = B + AC$   
c.  $\overline{AB + A + AB} = 0$
- Q4** a) What is modulation? What is need of modulation? (4)  
b) Design a adder circuit using Op-Amp to obtain an output expression  $V_0 = -(0.1V_1 + 0.5V_2 + 20V_3)$ . Where  $V_1, V_2$  &  $V_3$  are the inputs. Select  $R_f = 10K\Omega$  (6)  
c) Find out the expression for the rms voltage and PIV for the full wave bridge rectifier. (6)
- Q5** a) Write principle of CRO and working of CRO with proper block diagram. (10)  
b) What is a clamper circuit? Explain a positive clamper circuit with neat diagram. (6)
- Q6** Write the note on :  
a) Digital Multimeter (8)  
b) AD converter (8)



Registration No :

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 02

**B.Tech  
BE2101**

**2<sup>nd</sup> Semester Back Examination 2017-18**

**BASIC ELECTRONICS**

**BRANCH : AEIE, AERO, AUTO, BIOMED, BIOTECH, CHEM, CIVIL, CSE, ECE, EEE, EIE, ELECTRICAL, ENV, ETC, FASHION, FAT, IEE, IT, ITE, MANUFAC, MANUTECH, MARINE, MECH, METTA, METTAMIN, MINERAL, MINING, MME, PE, PLASTIC, TEXTILE**

**Time : 3 Hours**

**Max Marks : 70**

**Q.CODE : C1179**

**Answer Question No.1 which is compulsory and any five from the rest.**

**The figures in the right hand margin indicate marks.**

**Answer all parts of a question at a place.**

- Q1 Answer the following questions : (2 x 10)**
- a) What is the meaning of CMRR of an Op-amp?
  - b) Write down the advantages of a negative feedback amplifier.
  - c) Derive the expression for collector current for a CE transistor.
  - d) The gain of a certain amplifier is 30dB. Express it numerically.
  - e) Write down the four applications of a diode.
  - f) Realize a NOR gate from NAND gate.
  - g) Convert the decimal number -32 to its equivalent and 2's complement form.
  - h) How BJT acts as a switch?
  - i) State the characteristics of an ideal op-amp.
  - j) Draw the block diagram of a 8X1 MUX.
- Q2 a) Explain the operation of a p-n junction diode with V-I characteristics. (5)**  
**b) Explain the operation of Full-wave Rectifier (Center Tapped Type) with input-output waveforms. (5)**
- Q3 a) Draw circuits for both inverting and non-inverting amplifier using op-amp. Derive the expression for the gain of an inverting amplifier. (7)**  
**b) Draw the block diagram of function generator and explain its operation. (3)**
- Q4 a) What are the conditions of oscillation? Derive the expression of frequency of oscillation and also the condition of oscillation in a RC phase shift oscillator. (5)**  
**b) What is the input impedance of an ideal CRO? Why? Explain CRO as a voltmeter. (5)**
- Q5 a) The open loop gain of an amplifier changes by 5%. If 10dB negative feedback is applied, calculate percentage change of the closed loop gain? (5)**  
**b) What is active, saturation and cut-off region of a transistor? Explain with necessary diagram. (5)**

- Q6**    **a)** Implement the following function using NOR gate only **(7)**  
              $F(A, B, C, D) = (A+C)(B+D)$ .
- b)** Draw the physical structure, drain characteristics, transfer characteristics and **(3)**  
                 circuit symbol of an n-channel depletion type MOSFET.
- Q7**        A crystal diode having an internal resistance  $r_i = 10\Omega$  is used for center tapped **(10)**  
             full wave rectification. If the applied voltage is  $V = 50 \sin(\pi t)$  and the load  
             resistance is  $R_L = 1K\Omega$ , determine the followings
- i) Draw the input and output voltage and current waveforms  
             ii) The efficiency of the circuit.  
             iii) The ripple factor.
- Q8**        **Write short answer on any TWO :** **(5 x 2)**
- a)** CRT  
             **b)** SR Flip-Flop  
             **c)** Zener diode as voltage regulator  
             **d)** Static and Dynamic Memories

Registration No :

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 02

**B.Tech**  
**BE2101**

**2<sup>nd</sup> Semester Back Examination 2018-19**

**BASIC ELECTRONICS**

**BRANCH : CHEM, CIVIL, CSE, ECE, EEE, ELECTRICAL, IT, MECH**

**Time : 3 Hours**

**Max Marks : 70**

**Q.CODE : F112**

**Answer Question No.1 which is compulsory and any FIVE from the rest.**

**The figures in the right hand margin indicate marks.**

**Q1      Answer the following questions :      (2 x 10)**

- a) What do you mean by break region of a diode?
- b) Why the gain of an amplifier reduces at very high and very low frequency?
- c) State and explain Bark-Hausen criterion.
- d) What is the difference between combinational and sequential circuit?
- e) Why common collector configuration is called an emitter follower circuit? Comment.
- f) Write down the relationship between  $I_{CO}$  and  $I_{CEO}$ .
- g) Compare the advantages and disadvantages between center- tapped and bridge type full wave rectifier.
- h) What is the relationship between the period of a waveform and its frequency?
- i) What do you mean by digital logic invertors? Mention two ICs used as digital logic invertors.
- j) Define CMRR and Slew rate of an Op-Amp. Mention its significance.

**Q2    a) What is Lissajous method? Does Lissajous method require sweep signal? State and explain the function of the sweep signal in an oscilloscope. Justify the answer with a suitable block diagram or graph.      (5)**

**b) Draw a crystal controlled oscillator circuit. Also state its advantages and disadvantages.      (5)**

**Q3    a) Draw and explain a small signal high frequency CE model of a transistor.      (5)**

**b) Explain the operation of a full wave bridge rectifier with its input and output waveforms.      (5)**

**Q4    a) What do you mean by binary number system? What are the advantages of actual and Hexadecimal number systems and which system is used most commonly?      (5)**

**b) How the transistor can be used as an amplifier in CE configuration? Explain with proper diagram.      (5)**

- Q5**    **a)** What is a signal generator? Explain the operation of a signal generator with a neat block diagram. **(5)**
- b)** Differentiate between static and dynamic RAM. **(5)**
- Q6**        Implement a full adder circuit using two 4:1 multiplexers. **(10)**
- Q7**        Draw and explain the circuit of a basic differentiator. What are the limitation of this circuit and how these are overcome in practical differentiator circuit? **(10)**
- Q8**        **Write short answer on any TWO :** **(5 x 2)**
- a)** Small signal analysis.
- b)** Feedback amplifier.
- c)** AF signal generator.



Registration No :

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 02

B.Tech  
RBL2B002

2<sup>nd</sup> Semester Regular / Back Examination 2018-19  
BASIC ELECTRONICS ENGINEERING  
BRANCH : AEIE, AERO, AG, AUTO, BIOTECH, CIVIL,  
CSE, ECE, EEE, ELECTRICAL, ENV, ETC, IT, MANUTECH, MECH,  
METTA, METTAMIN, MINERAL, MINING, MME, PLASTIC  
Max Marks : 100  
Time : 3 Hours  
Q.CODE : F358

Answer Question No.1 (Part-1) which is compulsory, any EIGHT from Part-II and any TWO from Part-III.

The figures in the right hand margin indicate marks.

**Part- I**

**Q1 Only Short Answer Type Questions (Answer All-10) (2 x 10)**


- What is Avalanche break down?
- Define slew rate and PSRR of op-amp.
- Determine the DC resistance of a diode at  $V_D = -20V$  if its reverse saturation current is 1 Micro-amp. (Take  $V_T = 25$  milli-amp at room temperature)
- What do you mean by three state gate? What is its importance in combinational circuit?
- Write down the advantages of negative feedback.
- Write down the excitation equation of S-R flip-flops. What is its limitation?
- State the relation between  $I_{CO}$  and  $I_{CEO}$ .
- Differentiate between combinational logic and sequential logic circuit.
- What is counter? How many flip-flops are required to design a decade counter?
- What is the significance gain bandwidth product?

**Part- II**

**Q2 Only Focused-Short Answer Type Questions- (Answer Any Eight out of Twelve) (6 x 8)**

- Explain the operation of P-N junction diode with V-I characteristics.
- A crystal diode having an internal resistance  $r_i = 20$  ohms is used for full wave rectification. If the applied voltage is  $V = 50 \sin 2t$  and the load resistance is  $R_L = 800$  ohms, determine the following
  - $I_m, I_{dc}, I_{rms}$  of output
  - a.c power input and dc power output
  - Ripple factor
- Draw the circuit of an emitter follower. Derive the expression for input impedance. Mention at least two applications of an emitter follower.
- What is Dc load line? Explain base biased method with necessary equation.

e)



Derive the expression for the output voltage and find the magnitude of the o/p voltage of the op-amp shown above.

- f) What is CRO? Draw the block diagram of CRO and explain its operation.
- g) In RC coupled amplifier, the output voltage is 5V for a sinusoidal input of 5mV. Determine the voltage gain at mid band frequency and at half power frequencies.
- h) Write Short notes on Universal Gate. Also realize NOR using NAND gate only.
- i) What is Flip-Flop? Name the types of Flip-Flop. Explain J-K flip-flop using circuit diagram, truth table and excitation equation.
- j) Explain the ideal characteristics of electronic instrument.
- k) Explain the principle of oscillator circuit. Mention two conditions that must be fulfilled by oscillator circuit.
- l) What is POS and SOP of Boolean expressions? Simplify the following expression using Boolean identity  $F(A,B,C,D) = \sum_m (4,5,6,7,12,13,14)$ .

### Part-III

#### Only Long Answer Type Questions (Answer Any Two out of Four)

- Q3 Explain the operation of half wave and full wave rectifier with its input and output waveform. Find the ripple factor in both cases. (16)
- Q4 How does the construction feature of MOSFET differs from JFET? (6+10)  
A JFET operates in the linear region with a constant drain voltage of 1V. When the gate voltage is 2V, a drain current of 10 m amp. Flows, but when the gate voltage is changed to 1 V, the drain current becomes 22.8 m amp. Find the pinch off voltage of the device, the channel resistance for the gate voltage of 0 V.
- Q5 With a neat circuit diagram, explain the voltage divider bias circuit. Also derive the equation of stability (S) for voltage divider and self-bias circuit. (16)
- Q6 Derive the of 3-input summing amplifier. Design a single stage common source amplifier for following specification  $A_v = -25$   $V_o = 2.5V$ . (16)

Registration No :

Total Number of Pages : 02

B.Tech  
RBL2B002

2<sup>nd</sup> Semester Regular / Back Examination: 2021-22  
BASIC ELECTRONICS ENGINEERING  
BRANCH(S): AEIE, AERO, AME, BIOTECH, CIVIL, CSE,  
CSEAI, CSEAIME, ECE, EEE, ELECTRICAL,  
ELECTRICAL & C.E, ELECTRONICS & C.E,  
EIV, ETC. IT, MANUTECH, MECH, METTA,  
MINERAL, MINING, MME, PLASTIC, PT

Time : 3 Hour

Max Marks : 100

Q.Code : J590

Answer Question No.1 (Part-1) which is compulsory, any eight from Part-II and any two from Part-III.  
The figures in the right hand margin indicate marks.

Q1

Answer the following questions:

Part-I

- a) Draw V-I characteristics of the ideal diode (i.e.,  $V_f = 0$  V,  $R_f = 0$   $\Omega$ ). (2 x 10)
- b) Draw circuit symbol for Zener diode and pnp transistor.
- c) Write the diode equation and based on it explain how the diode acts as a non-linear device.
- d) Distinguish between JFET and MOSFET.
- e) Define CMRR?
- f) Draw the circuit diagram of an integrator.
- g) Write any four characteristics of the ideal op-amp.
- h) Draw the circuit of a full adder circuit.
- i)  $(127)_{10} = (?)_2$  and  $(10110)_2 = (?)_{10}$
- j) Draw logic gate symbols for NOR & X-NOR gates.

Q2

Part-II

Only Focused-Short Answer Type Questions- (Answer Any Eight out of Twelve) (6 x 8)

- a) Explain the principle of operation of a pn junction diode.
- b) Explain about the output characteristics of a CE transistor.
- c) Draw the VI characteristics of Zener diode and explain about it.
- d) Distinguish between BJT and JFET.
- e) Explain the principle of operation of a MOSFET.
- f) Explain the operation of a digital inverter.
- g) Design a circuit which produces the output voltage  $V_0 = 2V_1 + 8V_2 + 4V_3$  using Op-amp with minimum resistance value 100K $\Omega$ .
- h) Derive the output voltage of an integrator circuit using op-amp.
- i) What is open loop and closed loop op-amp, explain in detail.

- j) Design a X-NOR gate using minimum number of NAND gates.
- k) What is a combinational logic circuit, explain with example.
- l) Design a NAND gate using diodes.

### Part-III

**Only Long Answer Type Questions (Answer Any Two out of Four)**

- Q3** Explain various types of diodes, its constructional details and V-I characteristics. (16)
- Q4** Explain various types of field effect transistors, its constructional details and applications. (16)
- Q5** What is an op-amp, explain about its practical applications with neat circuits. (16)
- Q6** Design a half adder and full adder with NOR gates only. (16)



Registration No :

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 03

B.Tech.  
15BE2101

2<sup>nd</sup> Semester Back Examination 2017-18

**BASICS OF ELECTRONICS**

**BRANCH : AEIE, AERO, AUTO,**

**BIOMED, BIOTECH, CHEM, CIVIL, CSE, ECE, EEE, EIE, ELECTRICAL, ENV, ETC,**

**FASHION, FAT, IEE, IT, ITE, MANUFAC, MANUTECH, MARINE, MECH, METTA,**

**METTAMIN, MINERAL, MINING, MME, PE, PLASTIC, TEXTILE**

**Time : 3 Hours**

**Max Marks : 100**

**Q.CODE : C920**

**Answer Part-A which is compulsory and any four from Part-B.**

**The figures in the right hand margin indicate marks.**

**Answer all parts of a question at a place.**

**Part – A (Answer all the questions)**

**Q1 Answer the following questions: *multiple type or dash fill-up type* : (2 x 10)**

- a) In a BJT with  $\beta = 100$ ,  $\alpha$  equals
  - (a) 0.99
  - (b) 99
  - (c) 1
  - (d) 1.01
- b) Avalanche breakdown results basically due to
  - (a) impact ionisation
  - (b) strong electric field across the junction
  - (c) emission of electrons
  - (d) rise in temperature
- c) For an Op-amp with negative feedback, the output is .....
  - (a) equal to the input
  - (b) increased
  - (c) fed back to the inverting input
  - (d) fed back to the noninverting input
- d) Which number system has a base of 16
  - (a) Decimal
  - (b) Octal
  - (c) Hexadecimal
  - (d) Binary
- e) .....gates are known as universal gate.
- f) A constant current source supplies a current of 300 mA to a load of 1 Kohm. When the Load is changed to 100 ohm, the load current will be
  - (a) 3 Amp
  - (b) 300 mAmp
  - (c) 30 mAmp
  - (d) 600 mAmp
- g) The Op-amp can amplify
  - (a) a.c. signals only
  - (b) d.c. signals only
  - (c) both a.c. and d.c. signals
  - (d) neither d.c. nor a.c. signals
- h) An oscillator employs ..... feedback
  - (a) Positive
  - (b) Negative
  - (c) Neither positive nor negative
  - (d) Data insufficient
- i) The forward voltage drop across a silicon diode is about .....
  - (a) 1.2V
  - (b) 0.3V
  - (c) 0.7V
  - (d) 1.0V
- j) The doping level in a zener diode is ..... that of a crystal diode
  - (a) the same as
  - (b) less than
  - (c) more than
  - (d) none of the above


**Q2 Answer the following questions: short answer types:**

**(2 x 10)**


- Give the load line of a BJT amplifier if  $V_{CC} = +9V$  and  $R_C = 1.8K\Omega$ .
- Explain Early effect of BJT.
- Differentiate between zener breakdown and avalanche breakdown.
- What is Barkhausen criteria?
- Difference between Practical Op-amp and Ideal Op-amp.
- Draw the V-I characteristic of Zener diode.
- Implement Half Adder using AND and OR gate.
- State De-Morgan's theorem.
- What is the relationship between period of waveform and frequency?
- What will appear on the screen of CRO when time base voltage is given to Y-plate and pulse is given to X-plate? justify?

**Part – B (Answer any four questions)**


- Q3**
- With neat circuit diagram explain the working principle of Full wave center-tapped transformer rectifier and derive the expression for its efficiency. **(10)**
  - In the center tap fullwave rectifier shown below, find i) peak, average, rms value of load current ii) ripple factor iii) efficiency iv) PIV **(5)**



- Q4**
- With neat diagram explain the formation of a potential barrier in a p-n junction and show the polarity of the Barrier potential and draw the V-I characteristic of p-n junction diode. **(10)**
  - Determine the output waveform of the circuit given below. Assume ideal diode. **(5)**



- Q5**
- Realize Op-amp as adder, subtractor, buffer, integrator and differentiator circuit. **(10)**
  - In the fig. given below if  $V_i = 0.5V$ , calculate the output voltage  $V_o$  and the current in  $10K\Omega$  resistor. **(5)**



- Q6** a) With a neat diagram explain the basic operation of bipolar junction transistor. Draw its input and output characteristic and briefly explain why biasing is needed? (10)  
b) Explain how BJT is converted to hybrid- $\pi$  model and why modeling is needed? (5)
- Q7** a) With a neat block diagram explain the operation of cathode ray tube(CRT), and how phase measurement can be done using an Oscilloscope through the Lissajous method? (10)  
b) Write down a short note on Wien-Bridge Oscillator. (5)
- Q8** a) Realize Full adder using NAND Gate, NOR Gate and Multiplexer. (10)  
b) Perform the following conversion: (5)  
i)  $(142.623)_{10} = ( )_2$  ii)  $(BPUT.2018)_{16} = ( )_8$  iii)  $(BPUT.2018)_{16} = ( )_{10}$   
iv)  $(100100111001.1001)_2 = ( )_{16}$
- Q9** a) State De-Morgan's theorem. Convert the Boolean function  $Y = \overline{A}\overline{B} + BC + \overline{A}\overline{C}$  into canonical forms. (10)  
b) Apply De-Morgan's law and minimize the expressions: (5)  
i)  $\overline{ABCD}$  ii)  $\overline{A+B+C+D}$  iii)  $\overline{\overline{ABCD}}$  iv)  $\overline{A+B+\overline{C}+D(E+F)}$

Registration No :

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 03

B.Tech.  
PEN2B101

**2<sup>nd</sup> Semester Regular / Back Examination 2017-18**  
**ELECTRICAL & ELECTRONICS ENGINEERING**  
**BRANCH : AEIE, AERO, AUTO, BIOMED, BIOTECH,**  
**CHEM, CIVIL, CSE, ECE, EEE, EIE, ELECTRICAL, ENV, ETC, FAT, IEE, IT, MANUFAC,**  
**MANUTECH, MECH, METTA, MINERAL, MINING, MME, PE, PLASTIC, PT, TEXTILE**  
**Time : 3 Hours**  
**Max Marks : 100**  
**Q.CODE : C705**

**Answer Part-A which is compulsory and any four from Part-B.**  
**The figures in the right hand margin indicate marks.**  
**Answer all parts of a question at a place.**

**Part – A (Answer all the questions)**

**Q1 Answer the following questions: multiple choice and fill in the blanks: (2 x 10)**

- a) The resistance of a copper wire is  $R$  ohm. This wire is stretched to its double length. The new resistance is,  
(i)  $R\Omega$  (ii)  $4R\Omega$  (iii)  $2R\Omega$  (iv)  $R/2\Omega$
- b) The average power in purely inductive circuit for one complete cycle is  
(i)  $E_{rms}I_{rms}$  (ii) zero (iii)  $E_{max}I_{max}$  (iv)  $(E_{max}I_{ma})/2$
- c) Binary representation of the decimal number 25 is  
(i) 10001 (ii) 11001 (iii) 11101 (iv) 10110
- d) The current gain of BJT in common base is  
(i)  $\alpha$  (ii)  $\beta$  (iii)  $\gamma$  (iv) none of these.
- e) The rms value of 200 V DC supply is \_\_\_\_\_.
- f) The ripple factor of half wave rectifier is \_\_\_\_\_ and for full wave rectifier is \_\_\_\_\_
- g) The mobility of electrons in a materials is expressed in unit of \_\_\_\_\_
- h) A three Phase balanced delta connected load is connected to symmetrical three phase 440 V balanced supply. The current in each phase is 15 A and leads 60 degree ahead of the corresponding phase voltage. Then line current will be \_\_\_\_\_
- i) A two pole DC generator running at 1500 rpm has 40 conductors. The flux per pole is 1mWb. The induced emf if the armature winding is \_\_\_\_\_ for lap connected and \_\_\_\_\_ for wave connected.
- j) According to 1oolean law:  $A + 1 =$  \_\_\_\_\_ and  $A + 0 =$  \_\_\_\_\_

**Q2 Answer the following questions: Short answer type: (2 x 10)**

- a) Three resistor of resistance ( $R_1=10\Omega$ ,  $R_2=5\Omega$  and  $R_3=3\Omega$ ) are connected in star network, convert it into delta network and find out its equivalent delta resistance .
- b) Define Unilateral and bilateral elements.
- c) Convert following number into decimal number (i)  $34.85_8$  (ii)  $110.10101_2$
- d) Draw the circuit diagram of half wave rectifier.
- e) State De morgen's theorem.
- f) Calculate the time taken by a capacitor of  $1\mu F$  in series with a  $1M\Omega$  resistance to be charged up to 80% of the final value.
- g) What is apparent power, active power and reactive power?
- h) What is P and N type semiconductor?



- i) A zener diode acts as a voltage regulator. Explain the meaning of the statement.
- j) What is the working principle of DC machines?

**Part – B (Answer any four questions)**

- Q3 a)** Find the current through  $40\ \Omega$  resistor using superposition theorem for the circuit shown in figure 1. **(5)**




Figure 1




Figure 2

- b) State the maximum power transfer theorem and obtain the maximum power transferred to  $R_L$  in the circuit shown in Figure 2. And also find the value of  $R_L$ . **(10)**
- Q4 a)** Explain the principle of operation of a transformer in detail and Derive the Emf equation of single phase transformer. **(5)**
- b) Draw the phase voltage and line voltage phasor diagram for 3-phase star connected balanced system. A 3-phase 230 V load has power factor of 0.7. Two wattmeter are connected to measure the power which shows the input to be 10 kW. Find the readings of each wattmeter. **(10)**
- Q5 a)** Explain the operation of a full wave bridge rectifier with relevant waveforms. **(5)**
- b) Explain the V-I characteristics of a P-N junction diode when it is connected in forward bias and reverse bias. A PN junction diode gives a current of 50 mA at a room temperature of 20 degree C when the forward bias voltage is 200mV. Determine (a) the saturation current with a negative bias (b) the diode current when room temperature is 30 degree C , and (c) diode current at a forward bias voltage. **(10)**
- Q6 a)** Explain the full adder circuit with its expression and truth table. **(5)**
- b) List out all the basic logic gates and universal gates with its logic symbols and truth table. And generate AND function, OR function and NOT function using any one Universal gate. **(10)**

**Q7 a)** A series circuit has  $R = 5 \Omega$ ,  $L = 13 \text{ mH}$  and  $C = 140 \mu\text{F}$  and is supplied with 230 V, 50 Hz single phase. Find (i) Impedance (ii) current (iii) power (iv) power factor of the circuit. **(8)**

**b)** An iron ring made up of three parts,  $l_1 = 12 \text{ cm}$ ,  $a_1 = 6 \text{ cm}^2$ ,  $l_2 = 10 \text{ cm}$ ,  $a_2 = 5 \text{ cm}^2$ ,  $l_3 = 8 \text{ cm}$  and  $a_3 = 4 \text{ cm}^2$ . It is surrounded by a coil of 200 turns. Determine the exciting current required to create a flux of 0.5 mwb in the iron ring. [ Given  $\mu_1 = 2670$ ,  $\mu_2 = 1055$ ,  $\mu_3 = 680$  ] **(7)**

**Q8 a)** Simplify the function  $Y = (A+B)(\bar{A} + C)(B+C)$  and design the circuit for simplified function using basic logic gates. **(8)**

**b)** Determine (i)  $I_{C(\text{sat})}$  (ii)  $I_C$  (iii)  $V_C$  (iv)  $V_E$  and (v)  $V_{CE}$  for the circuit shown in figure 3. **(7)**




Figure 3

**Q9 Write a short note on any THREE :** **(5 x 3)**

- Magnetic material and B-H curve
- Different methods of transistor biasing.
- Generation and distribution of AC Power
- Transients in RL circuit with DC excitation
- circuit elements and their characteristics

Registration No :

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 02

B.Tech  
PEN2B101

2<sup>nd</sup> Semester Back Examination 2018-19  
ELECTRICAL & ELECTRONICS ENGINEERING  
BRANCH : AEIE, AERO, AUTO, BIOTECH, CHEM, CIVIL, CSE, ECE,  
EEE, EIE, ELECTRICAL, ETC, IT, MANUTECH, MECH, METTA,  
MINERAL, MINING, MME, PE, PLASTIC, PT, TEXTILE

Max Marks : 100

Time : 3 Hours

Q.CODE : F1012

Answer Question No.1 (Part-1) which is compulsory, any eight from Part-II and any two from Part-III.

The figures in the right-hand margin indicate marks.

Part- I


Q1 Only Short Answer Type Questions (Answer All-10) (2 x 10)

- What are the internal resistances of an ideal (i) 10V voltage source and (ii) 7.5A current source?
- What is duality principle? Give two examples.
- What is the relation between the line voltage and phase voltage of a 3-phase delta connection circuit?
- How diode can be used as a linear element in a circuit?
- What is slew rate of an op-amp?
- Draw the energy band diagram of a n-type semiconductor
- What do you mean by 'ratio correction factor' in an Instrument Transformer?
- Find the percentage of error for a reading of 25 mA of an ammeter provided the ammeter range is 0-50mA has an error of 2%.
- Find the resolution of a voltmeter for a voltage measurement of  $4\frac{1}{2}$  digits.
- What is the semiconductor material used for the LED and how the different colors are obtained?

Part- II


Q2 Only Focused-Short Answer Type Questions- (Answer Any Eight out of Twelve) (6 x 8)

- For the circuit given below what is the value of  $R_L$  for which maximum power transfer will be there and how much?



- Draw the simplified hybrid  $\pi$  model of a common emitter configuration of BJT and find out the different h-parameters.

- c) Determine the voltage drop across terminals a and b



- d) A PMMC instrument has a coil of dimension 10mm X 8mm. The flux density in airgap is  $1 \times 10^{-3} \text{ wb/m}^2$  and spring constant is  $0.3 \times 10^{-16} \text{ N-m/rad}$ . Determine the number of turns required to produce angular deflection of  $45^\circ$  when 4A current is flowing through the coil.
- e) Prove that (i)  $A + AB = A$  (ii)  $A + \overline{A}B = A + B$
- f) Minimize the following expression using Boolean Algebra  
 $F(A,B,C,D) = \sum(1,3,4,6,7,10,11,12,14)$
- g) What is the working principle of a current transformer? Draw and explain its phasor diagram.
- h) Realize a full adder using half adders with truth table.
- i) Explain the working of Single-phase transformer.
- j) Discuss briefly about the Magnetic materials and B-H curves.
- k) How the 3-phase power is measured by 3 wattmeter method?
- l) Draw the diagram of Instrumentation amplifier and explain its working.

### Part-III

#### Only Long Answer Type Questions (Answer Any Two out of Four)

- Q3 For the circuit given below  $R_1 = 39 \text{ K}\Omega$ ,  $R_2 = 6.8 \text{ K}\Omega$ ,  $R_C = 5.6 \text{ K}\Omega$ ,  $R_E = 1.2 \text{ K}\Omega$ ,  $V_{CC} = 12 \text{ V}$ ,  $\beta = 120$ . Find the  $I_{BQ}$ ,  $I_{CQ}$ ,  $I_{EQ}$ ,  $V_{CEQ}$ ,  $V_{BQ}$ ,  $V_{CQ}$ , and  $V_{BC}$ . (16)




Fig. Voltage divider bias circuit

- Q4 Draw the phase voltage and line voltage phasor diagram of a 3-phase delta connected balanced system. A 3 phase 230V load with a power factor of 0.5. Two wattmeters are connected to measure the power showing the input to be 7KW. Find the rating of each wattmeter. (16)
- Q5 Discuss the special diodes. (16)
- Q6 Derive the expression for the impulse response and step response of a second order circuit. (16)