

# Venkata Naga Sai Pranathi Reddy Janapala

Charlotte, NC | vnspranathireddyjanapala@gmail.com | +1 (980) 721-2142 | linkedin.com/in/pranathi-janapala

## Professional Summary

Design Verification Engineer with 1+ year of ASIC DV experience building UVM testbenches, SystemVerilog Assertions (SVA), and coverage-driven verification for AMBA/DDR-class interfaces. Proven record of owning regression stability, driving coverage closure, and closing protocol/spec compliance gaps by isolating root-cause RTL defects and preventing escape issues through assertion-based and constrained-random verification.

## Education

- |  |                     |
|--|---------------------|
| • <b>M.S. Computer Engineering</b> , University of North Carolina at Charlotte                     | Aug 2024 – May 2026 |
| • <b>B.Tech. Electronics &amp; Communication Engineering</b> , Sridevi Women's Engineering College | Jul 2019 – Jul 2023 |

## Experience

- |  |   |
|--|---|
| • <b>Graduate Assistant – ASIC / RTL Verification</b><br><i>University of North Carolina at Charlotte</i>  | <b>Aug 2024 – Present</b><br><i>Charlotte, NC</i>     |
| – Owned end-to-end verification of a 1x3 packet router; built reusable UVM components (driver, monitor, scoreboard, sequencer) and functional coverage model enabling deterministic debug and signoff readiness. |   |
| – Drove coverage closure by +20% by identifying missing scenarios and adding targeted constrained-random sequences; uncovered 15 critical RTL defects impacting arbitration and FIFO flow control.               |   |
| – Reduced debug turnaround time by 30% by building a repeatable failure-triage flow (waveform analysis, assertions, scoreboard mismatches), accelerating regression stabilization.                               |   |
| • <b>Design Verification Engineer</b><br><i>Synaptics</i>  | <b>Aug 2023 – Feb 2024</b><br><i>Hyderabad, India</i> |
| – Closed I2C Controller IP compliance gaps by developing SVA checks and constrained-random tests across 100/400 kbps modes, preventing protocol escapes and ensuring spec compliance.                            |   |
| – Improved regression quality by +35% coverage through parameterized UVM agents (multi-master arbitration, clock stretching) and spec-aligned corner-case scenarios.   |   |
| – Unblocked integration by partnering with design to root-cause RTL issues from assertion failures and validating fixes via clean regressions and coverage closure.  |   |
| • <b>Design Verification Engineer</b><br><i>Sumedha IT Solutions</i>   | <b>Feb 2023 – Jul 2023</b><br><i>Hyderabad, India</i> |
| – Owned AMBA AXI3 and AXI-Lite verification plan and execution; implemented burst, ID, ordering, and response checks ensuring protocol correctness prior to subsystem handoff.                                   |   |
| – Reduced debug cycle time by 20% via cross-functional RTL triage (assertions, scoreboard mismatches, waveform analysis), improving regression stability and closure velocity.                                   |   |
| – Achieved 88% functional coverage by adding directed tests for hard-to-hit scenarios and aligning bins to protocol specifications.  |   |
| • <b>VLSI Design Trainee</b><br><i>Semi Design Training Program</i>  | <b>Aug 2022 – Jan 2023</b><br><i>Hyderabad, India</i> |
| – Verified a single-cycle RISC-V processor using directed and random tests; achieved 100% instruction accuracy through systematic waveform debugging and golden-model validation.                                |   |

## Projects

- **DDR3 Controller DV (Behavioral DRAM Model)**: Built UVM environment with 4-bank behavioral DRAM; implemented functional coverage and corner-case tests (refresh, timing windows, protocol ordering).
- **Protocol Verification (AXI4 / AHB / APB)**: Created 25+ constrained-random sequences and protocol checkers; validated burst handling, backpressure, and response scenarios using assertions and scoreboards.
- **AXI4-Lite Router (1x3)**: Designed UVM testbench and coverage model; generated 50+ routing tests validating boundary and negative cases to improve regression robustness.

## Technical Skills

**Verification:** UVM, SystemVerilog, SVA, Coverage-Driven Verification, Constrained-Random Testing, Scoreboards/Monitors, Test Plans, Regression Triage

**Languages/Scripting:** SystemVerilog, Verilog, C, Python, Tcl, Linux

**Tools:** Synopsys VCS, Verdi, QuestaSim/ModelSim, JasperGold, Cadence Xcelium, DVE

**Protocols:** AMBA (AXI/AXI-Lite/AHB/APB), I<sup>2</sup>C, SPI, DDR3/DDR4