

# Lab7

## CS211


### Arithmetic Circuits and Units

Name-Pranav Tambe

Roll No-2106339

---

## 1.Adder



## DSize-8

Resource	Utilization	Available	Utilization %
LUT	8	53200	0.02
IO	24	200	12.00




Fig-1.1 Adder utilization




Fig-1.2 Adder Delay

## DSize-16

Resource	Utilization	Available	Utilization %
LUT	16	53200	0.03
IO	48	200	24.00




Fig-1.3 Adder utilization

Report Design Analysis

Table of Contents

- 1. Setup Path Characteristics 1-1
- 2. Logic Level Distribution


1. Setup Path Characteristics 1-1

Characteristics	Path #1
Requirement	0.000
Path Delay	9.788


Fig-1.4 Adder Delay

Parameter: DSIZE	BIT-WIDTH	No of LUT slices	Delay in ns
8	8	8	8.614
16	16	16	9.788


area (vs) bit-width



delay (vs) bit-width




## 2.Multiplier



DSize-8

Resource	Utilization	Available	Utilization %
LUT	34	53200	0.06
IO	24	200	12.00



**Fig-2.1 Multiplier Utilization**

Report Design Analysis

Table of Contents

- 1. Setup Path Characteristics 1-1
- 2. Logic Level Distribution

1. Setup Path Characteristics 1-1

Characteristics	Path #1
Requirement	0.000
Path Delay	11.898

**Fig-2.2 Multiplier Delay**

## DSize-16

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	151	0	41000	0.37
LUT as Logic	151	0	41000	0.37

**Fig-2.3 Multiplier Utilization**

Report Design Analysis

Table of Contents

- 1. Setup Path Characteristics 1-1
- 2. Logic Level Distribution


1. Setup Path Characteristics 1-1

Characteristics	Path #1
Requirement	0.000
Path Delay	16.771


Fig-2.4 Multiplier Delay

Parameter: DSIZE	BIT-WIDTH	No of LUT slices	Delay in ns
8	8	34	11.898
16	16	151	16.771


area (vs) bit-width




delay (vs) bit-width



### 3.ALU



**DSize-8**



**Fig-3.1 ALU Utilization**

Report Design Analysis

Table of Contents

- 1. Setup Path Characteristics 1-1
- 2. Logic Level Distribution

1. Setup Path Characteristics 1-1


Characteristics	Path #1
Requirement	0.000
Path Delay	9.115

**Fig-3.2 ALU Delay**

**DSize-16**



Resource	Utilization	Available	Utilization %
LUT	224	53200	0.42
IO	51	200	25.50



**Fig-3.3ALU Utilization**

Report Design Analysis

Table of Contents

- 1. Setup Path Characteristics 1-1
- 2. Logic Level Distribution


1. Setup Path Characteristics 1-1

Characteristics	Path #1
Requirement	0.000
Path Delay	11.819

**Fig-3.4 ALU Delay**

Parameter: DSIZE	BIT-WIDTH	No of LUT slices	Delay in ns
8	8	34	9.115
16	16	224	11.819

**area (vs) bit-width**



### delay (vs) bit-width

