Digital Design and Computer Organisation Laboratory UE23CS251A

3rd Semester, Academic Year 2023

Date:22/10/2024

Name: Pranav Hemanth	SRN:PES1UG23CS433	Section
Name: Nishant Holla	SRN:PES1UG23CS401	G
Name: Aneesh Dutt	SRN:PES1UG23CS371	
Name: Nagarjun N H	SRN:PES1UG23CS375	

TITLE: Hackathon

Program Counter:

I. Verilog Code Screenshot

```
registerfile > ≡ lib.v
       module invert (input wire i, output wire o);
          assign o = !i;
       endmodule
       module and2 (input wire i0, i1, output wire o);
         assign o = i0 \& i1;
       endmodule
       module or2 (input wire i0, i1, output wire o);
         assign o = i0 \mid i1;
 11
       endmodule
 12
 13
       module xor2 (input wire i0, i1, output wire o);
         assign o = i0 ^ i1;
 15
       endmodule
 17
       module nand2 (input wire i0, i1, output wire o);
          wire t;
          and2 and2_0 (i0, i1, t);
          invert invert_0 (t, o);
 21
       endmodule
 22
 23
       module nor2 (input wire i0, i1, output wire o);
          wire t;
 25
          or2 or2_0 (i0, i1, t);
          invert invert_0 (t, o);
 27
       endmodule
 29
       module xnor2 (input wire i0, i1, output wire o);
          wire t;
 31
          xor2 xor2_0 (i0, i1, t);
 32
          invert invert_0 (t, o);
 33
       endmodule
 34
       module and3 (input wire i0, i1, i2, output wire o);
          wire t;
 37
          and2 and2_0 (i0, i1, t);
          and2 and2_1 (i2, t, o);
       endmodule
```

```
module or3 (input wire i0, i1, i2, output wire o);
   wire t;
   or2 or2_0 (i0, i1, t);
  or2 or2_1 (i2, t, o);
endmodule
module nor3 (input wire i0, i1, i2, output wire o);
   wire t;
   or2 or2_0 (i0, i1, t);
  nor2 nor2_0 (i2, t, o);
endmodule
module nand3 (input wire i0, i1, i2, output wire o);
   wire t;
   and2 and2_0 (i0, i1, t);
  nand2 nand2_1 (i2, t, o);
endmodule
module xor3 (input wire i0, i1, i2, output wire o);
   wire t;
   xor2 xor2_0 (i0, i1, t);
  xor2 xor2_1 (i2, t, o);
endmodule
module xnor3 (input wire i0, i1, i2, output wire o);
  wire t;
   xor2 xor2_0 (i0, i1, t);
   xnor2 xnor2_0 (i2, t, o);
endmodule
module mux2 (input wire i0, i1, j, output wire o);
  assign o = (j==0)?i0:i1;
endmodule
module mux4 (input wire [0:3] i, input wire j1, j0, output wire o);
 wire t0, t1;
  mux2 mux2_0 (i[0], i[1], j1, t0);
  mux2 mux2_1 (i[2], i[3], j1, t1);
  mux2 mux2_2 (t0, t1, j0, o);
endmodule
```

```
module mux8 (input wire [0:7] i, input wire j2, j1, j0, output wire o);
        wire t0, t1;
        mux4 mux4_0 (i[0:3], j2, j1, t0);
        mux4 mux4_1 (i[4:7], j2, j1, t1);
        mux2 mux2_0 (t0, t1, j0, o);
      endmodule
      module demux2 (input wire i, j, output wire o0, o1);
        assign 00 = (j==0)?i:1'b0;
        assign o1 = (j==1)?i:1'b0;
      endmodule
      module demux4 (input wire i, j1, j0, output wire [0:3] o);
        wire t0, t1;
        demux2 demux2_0 (i, j1, t0, t1);
        demux2 demux2_1 (t0, j0, o[0], o[1]);
        demux2 demux2_2 (t1, j0, o[2], o[3]);
      endmodule
      module demux8 (input wire i, j2, j1, j0, output wire [0:7] o);
        wire t0, t1;
        demux2 demux2_0 (i, j2, t0, t1);
        demux4 demux4_0 (t0, j1, j0, o[0:3]);
        demux4 demux4_1 (t1, j1, j0, o[4:7]);
      endmodule
      module df (input wire clk, in, output wire out);
        reg df_out;
110
        always@(posedge clk) df_out <= in;</pre>
111
        assign out = df_out;
112
      endmodule
113
114
      module dfr (input wire clk, reset, in, output wire out);
115
        wire reset_, df_in;
116
        invert invert_0 (reset, reset_);
        and2 and2_0 (in, reset_, df_in);
118
        df df_0 (clk, df_in, out);
      endmodule
120
121
      module dfrl (input wire clk, reset, load, in, output wire out);
122
        wire _in;
123
        mux2 mux2_0(out, in, load, _in);
124
        dfr dfr_1(clk, reset, _in, out);
125
      endmodule
126
```


```
Hackathon > Final > ≡ alu8.v
      // 8-bit ALU
       module alu_slice (input wire [1:0] op, input wire i0, i1, cin, output wire o, cout);
         wire t_andor, t_and, t_or, t_nandor;
         and2 _i1 (i0, i1, t_and);
 10
         or2 _i2 (i0, i1, t_or);
         mux2 _i3 (t_and, t_or, op[0], t_andor);
         invert inv (t_andor, t_nandor);
         mux2 _i4 (t_andor, t_nandor, op[1], o);
       endmodule
      module alu (input wire [1:0] op, input wire [7:0] i0, i1,
         output wire [7:0] o, output wire cout);
         wire [7:0] c;
         alu_slice _i0 (op, i0[0], i1[0], op[0] , o[0], c[0]);
         alu_slice _i1 (op, i0[1], i1[1], c[0], o[1], c[1]);
         alu_slice _i2 (op, i0[2], i1[2], c[1], o[2], c[2]);
         alu_slice _i3 (op, i0[3], i1[3], c[2], o[3], c[3]);
         alu_slice _i4 (op, i0[4], i1[4], c[3], o[4], c[4]);
         alu_slice _i5 (op, i0[5], i1[5], c[ 4], o[5], c[5]);
         alu_slice _i6 (op, i0[6], i1[6], c[5], o[6], c[6]);
         alu_slice _i7 (op, i0[7], i1[7], c[6], o[7], c[7]);
       endmodule
```

```
Hackathon > Final > E regilicx

| module registingut wire clk, reset, load, input wire [7:0]din, output wire [7:0]r);
| drft dist(lk, reset, load, din[1], r[1]);
| demusdist(lk, reset, load, din[1], r[1]);
| demusdist(lk, reset, load, din[1], r[1]);
| demusdist(lk, reset, load, din[1], r[1], redist(lk, reset, load, din[1], r[1]);
| demusdist(lk, reset, load, din[1], r[1]);
| regis regis(lk, reset, load[1], d.jh, r[1]);
| regis regis(lk, reset, load[1], r[1]);
| regis regis(lk, reset, load[1], r[1]);
| regis regis(lk,
```

II. Verilog VVP Output Screen Shot

III. GTKWAVE Screenshot



Disclaimer:

- The programs and output submitted are duly written, verified and executed by me.
- I have not copied from any of my peers nor from external resources such as the internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Ranav-H

Name: Pranav Hemanth

SRN: PES1UG23CS433

Section: G

Date: 22/10/24