



PES UNIVERSITY

Department of Computer Science & Engineering

Microprocessor & Computer Architecture Lab

UE23CS251B

WEEK 4 submission

Name of the Student	Pranav Hemanth
SRN	PES1UG23CS433
Section	G
Department	CSE
Campus	RR

Department of Computer Science & Engineering
Microprocessor & Computer Architecture Lab

UE23CS251B

1 Write an ALP using ARM7TDMI to add n numbers bitwise.

..DATA

A: .byte 1,2,3,4,5,6,7,8,9,10

Program screen shot:

ARMSim_files > **ASM** lab4_q1.s

```

1  @ Write an ALP using ARM7TDMI to add n numbers bitwise using BL.
2
3  .data
4
5  size: .word 10
6  A: .byte 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
7
8  .text
9
10 init:
11     LDR R0, =A
12     LDR R1, =size
13     LDR R1, [R1]
14     MOV R3, #0
15
16 start:
17     BL add_func
18
19 end:
20     SWI 0x011
21
22 add_func:
23     CMP R1, #0
24     BXEQ LR
25
26 loop:
27     LDRB R2, [R0]
28     ADD R3, R3, R2
29     ADD R0, R0, #1
30     SUB R1, R1, #1
31     B add_func
--

```

Screen shot of Register set output:

The screenshot displays the ARMSim - The ARM Simulator interface. The main window shows assembly code for a file named 'lab4_q1.o'. The code includes an initialization section, a loop, and a function 'add_func'. The left sidebar shows the state of registers R0 through R15, with R0 at 4170, R1 at 0, R2 at 10, R3 at 55, and R14 (lr) at 4116. The CPSR register shows flags like Negative(N), Zero(Z), Carry(C), and Overflow(V). The bottom panel shows a memory view with addresses from 00000F94 to 00001048, displaying hexadecimal values and some disassembled instructions.

- 2 Write an ALP using ARM7TDMI to generate a square given matrix with A

If $(i=j)$ then $A[i][j]=5$

Otherwise $A[i][j]=0$

(Note:Any size of matrix can be given as input)

Considering 4X4 matrix

Example :

5	0	0	0
0	5	0	0
0	0	5	0
0	0	0	5

Jan -May 2025 LAB SUBMISSION_UE23CS251B

Before:

A:.word 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16

After:


A:.word 5,0,0,0,0,5,0,0,0,0,5,0,0,0,0,5

Program screen shot:

```
ARMSim_files > ASM lab4_q2.s
7  @ Considering 4X4 matrix
8
9  @ Example :      5 0 0 0
10 @                0 5 0 0
11 @                0 0 5 0
12 @                0 0 0 0
13
14 @Before:
15 @A:.word 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16
16
17 @After:
18 @A:.word 5,0,0,0,0,5,0,0,0,0,5,0,0,0,0,5
19
20 .data
21 A: .word 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16
22
23 .text
24
25 init:
26     LDR R0, =A
27     MOV R1, #5      // Value to store in the diagonal
28     MOV R2, #0      // Value to store for non-diagonal elements
29     MOV R3, #4      // Size of the matrix (4x4)
30     MOV R4, #0      // Row index
31
32 start:
33     CMP R4, R3
34     BEQ end
35     MOV R7, #0
36
37 loop:
38     MLA R5, R4, R3, R7
39     MOV R6, R5, LSL #2
40     ADD R8, R0, R6
41     CMP R4, R7      // Check if row index == column index
42     STREQ R1, [R8]
43     STRNE R2, [R8]
44     ADD R7, R7, #1
45     CMP R7, R3
46     BNE loop
47     ADD R4, R4, #1
48     B start
49
50 end:
51     SWI 0x011
52
```

Screen shot of Register set output and memory location:

Jan -May 2025 LAB SUBMISSION_UE23CS251B



General Purpose

Floati

Hexadecimal

Unsigned Decimal

Signed Decimal

R0

:4180

R1

:5

R2

:0

R3

:4

R4

:4

R5

:15

R6

:60

R7

:4

R8

:4240

R9

:0

R10(s1)

:0

R11(fp)

:0

R12(ip)

:0

R13(sp)

:21504

R14(lr)

:0

R15(pc)

:4172

CPSR Register

Negative(N)

:0

Zero(Z)

:1

Carry(C)

:1

Overflow(V)

:0

IRQ Disable

:1

FIQ Disable

:1

Thumb(T)

:0

CPU Mode

:System

0x600000df

OutputView

WatchView

Men

OutputView WatchView MemoryView0														
00001054														
Word Size														
8Bit 16Bit														
00001054	00000005	00000000	00000000	00000000	00000000	00000005	00000000	00000000	00000000	00000000	00000005	00000000	00000000	00000000
00001090	00000005	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181
000010CC	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181
00001108	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181

3 Write an ALP using ARM7TDMI to convert hexadecimal to decimal.

Input: **0x0124**(Hex)

Conversion Process:

- 0x124 → Extract **4** → $0 * 16 + 4 = 4$
- 0x124 → Extract **2** → $2 * 16^1 + 4 = 36$
- 0x124 → Extract **1** → $1 * 16^2 + 36 = 292$

Output: **292**(Decimal)

Program screen shot:

```

ARMSim_files > asm lab4_q3.s
1  @ Write an ALP using ARM7TDMI to convert hexadecimal to decimal.
2  @ Input: 0x0124(Hex)
3  @ Conversion Process:
4  @ 0x124→ Extract 4→ 0 * 16 + 4 = 4
5  @ 0x124 → Extract 2 → 2 * 16^1 + 4 = 36
6  @ 0x124 → Extract 1 → 1* 16^2 + 36 =292
7  @ Output: 292(Decimal)
8
9  .data
10 hex: .word 0x0124
11 decimal: .word 0
12
13 .text
14
15 init:
16     LDR R0, =hex
17     LDR R0, [R0]
18     MOV R2, #0
19     MOV R3, #1
20
21 loop:
22     CMP R0, #0
23     BEQ end
24
25     AND R4, R0, #0xF @ Extract the least significant digit (last 4 bits)
26     MUL R4, R3, R4 @ Multiply the extracted digit by the current multiplier (16^0, 16^1, etc.)
27     ADD R2, R2, R4
28
29     MOV R0, R0, LSR #4 @ Shift R0 right by 4 bits to process the next digit
30
31     MOV R4, #16
32     MUL R3, R4, R3 @ Update the multiplier for the next place value (16^1, 16^2, etc.)
33
34     B loop
35
36 end:
37     LDR R1, =decimal
38     STR R2, [R1]
39     SWI 0x011

```

Screen shot of Register set output and memory location:

General Purpose

Floati

Hexadecimal

Unsigned Decimal

Signed Decimal

R0

:00000000

R1

:0000104c

R2

:00000124

R3

:00001000

R4

:00000010

R5

:00000000

R6

:00000000

R7

:00000000

R8

:00000000

R9

:00000000

R10(sl)

:00000000

R11(fp)

:00000000

R12(ip)

:00000000

R13(sp)

:00005400

R14(lr)

:00000000

R15(pc)

:0000103c

CPSR Register

Negative(N)

:0

Zero(Z)

:1

Carry(C)

:1

Overflow(V)

:0

IRQ Disable

:1

FIQ Disable

:1

Thumb(T)

:0

CPU Mode

:System

0x600000df

OutputView

WatchView

MemoryView0

0000104c

0000104C

00000124

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

00001088

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

000010C4

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

00001100

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

81818181

- 4
- Write an ALP using ARM7TDMI, for the given matrix arranged in Column major order, find the index of an element if coordinates of a matrix is given and also find the address of the indexed element. (Using MLA instruction)

. DATA

A:WORD 1,2,3,4,5,6,7,8,9

.Index for the column major= $y * \text{no of rows} + x$

Program screen shot:

ARMSim_files > *asm* lab4_q4.s

```

1  @ Write an ALP using ARM7TDMI, for the given matrix arranged in Column major order, find the index of an element
2  @ if coordinates of a matrix is given and also find the address of the indexed element. (Using MLA instruction)
3  @ . DATA
4  @
5  @ A: .WORD 1,2,3,4,5,6,7,8,9
6  @ .Index for the column major= y*no of rows+x
7
8  .data
9  A: .word 1,2,3,4,5,6,7,8,9
10
11 .text
12
13 init:
14     LDR R0, =A
15     MOV R1, #3           @ Number of rows
16     MOV R4, #1           @ x-coordinate (row index, assuming 1-based indexing)
17     MOV R5, #2           @ y-coordinate (column index, assuming 1-based indexing)
18
19     SUB R4, R4, #1       @ Convert x to 0-based index
20     SUB R5, R5, #1       @ Convert y to 0-based index
21
22 start:
23     MLA R6, R5, R1, R4
24     MOV R7, R6, LSL #2
25     ADD R8, R0, R7
26
27 end:
28     LDR R9, [R8]
29     SWI 0x011
30

```

Screen shot of Register set output and memory location:

	Assignments Questions
5	<p>Write an ALP using ARM7TDMI to reverse the elements stored in location A with location B</p> <p>Before: A:.word 1,2,3,4,5,6,7,8,9,10</p> <p>After : A:.word 10,9,8,7,6,5,4,3,2,1</p> <p>Solution 1:</p> <p>Program screen shot:</p> <pre> ARMSim_files > ASM lab4_q5a.s 1 @ Write an ALP using ARM7TDMI to reverse the elements stored in location A with location B 2 @ Before: 3 @ A:.word 1,2,3,4,5,6,7,8,9,10 4 @ After : 5 @ A:.word 10,9,8,7,6,5,4,3,2,1 6 7 .data 8 A: .word 1,2,3,4,5,6,7,8,9,10 9 B: .word 0,0,0,0,0,0,0,0,0,0 10 size: .word 10 11 12 .text 13 14 init: 15 LDR R0, =A 16 LDR R1, =size 17 LDR R1, [R1] 18 LDR R2, =B 19 20 ADD R2, R2, R1, LSL #2 @ Move R2 to the end of array B (size * 4) 21 SUB R2, R2, #4 @ Adjust R2 to point to the last element of B 22 23 start: 24 CMP R1, #0 25 BEQ end @ If size (R1) == 0, we're done 26 27 LDR R3, [R0], #4 @ Load current element from A into R3 and increment R0 28 STR R3, [R2], #-4 @ Store R3 into B and decrement R2 to move backward 29 SUB R1, R1, #1 @ Decrement the size counter 30 31 B start 32 33 end: 34 SWI 0x011 35 </pre>

Screen shot of Register set output:

General Purpose

Floati

Hexadecimal

Unsigned Decimal

Signed Decimal

R0

:4200

R1

:0

R2

:4196

R3

:10

R4

:0

R5

:0

R6

:0

R7

:0

R8

:0

R9

:0

R10(sl)

:0

R11(fp)

:0

R12(ip)

:0

R13(sp)

:21504

R14(lr)

:0

R15(pc)

:4144

CPSR Register

Negative(N)

:0

Zero(Z)

:1

Carry(C)

:1

Overflow(V)

:0

IRQ Disable

:1

FIQ Disable

:1

Thumb(T)

:0

CPU Mode

:System

0x600000df

OutputView WatchView MemoryView0															
00000F80															
00000F80	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????
00000FEC	????????	????????	????????	????????	????????	E59F002C	E59F102C	E5911000	E59F2028	E0822101	E2422004	E3510000	0A000003	E4903004	E4023004
00001028	E2411001	EAFFFFF9	EF000011	00001040	00001090	00001068	00000001	00000002	00000003	00000004	00000005	00000006	00000007	00000008	00000009
00001064	0000000A	0000000A	00000009	00000008	00000007	00000006	00000005	00000004	00000003	00000002	00000001	0000000A	81818181	81818181	81818181

Solution 2:

Program screen shot:

Jan -May 2025 LAB SUBMISSION_UE23CS251B

ARMSim_files > **asm** lab4_q5b.s

```
1  @ Write an ALP using ARM7TDMI to reverse the elements stored in location A with location B
2  @ Before:
3  @ A:.word 1,2,3,4,5,6,7,8,9,10
4  @ After :
5  @ A:.word 10,9,8,7,6,5,4,3,2,1
6
7  .data
8  A:   .word 1,2,3,4,5,6,7,8,9,10
9  B:   .word 0,0,0,0,0,0,0,0,0,0
10 size: .word 10
11
12 .text
13
14 init:
15     LDR R0, =A
16     LDR R1, =size
17     LDR R1, [R1]
18     LDR R2, =B
19
20     SUB R3, R1, #1      @ Set R3 to (size - 1), used as the reverse index
21
22 start:
23     CMP R3, #0          @ Check if reverse index (R3) is less than 0
24     BLT end             @ If R3 < 0, we are done
25
26     LDR R4, [R0], #4
27     STR R4, [R2, R3, LSL #2] @ Store R4 into B at offset (R3 * 4)
28     SUB R3, R3, #1
29
30     B start
31
32 end:
33     SWI 0x011
34
```

Screen shot of Register set output:

Jan -May 2025 LAB SUBMISSION_UE23CS251B

ARMSim_files > **ASM** lab4_q6.s

```
1  @ Write an ALP using ARM7TDMI to find the largest of all the BCD digits of a given 32bit number.
2  @ (hint:If R1=17845374 the largest digit is 8
3
4  .data
5  num: .word 0x17845374 @ 32-bit number
6
7  .text
8
9  init:
10     LDR R0, =num
11     LDR R0, [R0]
12     MOV R1, #0
13     MOV R2, #8 @ number of digits in 32bit number
14     MOV R3, #0
15
16  loop:
17     AND R3, R0, #0xF @ Extract the lsb (last 4 bits)
18     CMP R3, R1
19     MOVHI R1, R3
20
21     MOV R0, R0, LSR #4 @ Shift R0 right by 4 bits
22     SUB R2, R2, #1
23     CMP R2, #0
24     BNE loop
25
26  end:
27     MOV R7, #1
28     SWI 0x011
29
```

Screen shot of Register set output:

General Purpose Floati

Hexadecimal
Unsigned Decimal
Signed Decimal

R0 :0
R1 :8
R2 :0
R3 :1
R4 :0
R5 :0
R6 :0
R7 :1
R8 :0
R9 :0
R10(sl):0
R11(fp):0
R12(ip):0
R13(sp):21504
R14(lr):0
R15(pc):4148

CPSR Register
Negative(N):0
Zero(Z) :1
Carry(C) :1
Overflow(V):0
IRQ Disable:1
FIQ Disable:1
Thumb(T) :0
CPU Mode :System

0x600000df

OutputView | WatchView | MemoryView0

00000F80

Word Size: 8Bit, 16Bit

00000F80	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????
00000F8C	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????	????????
00000FF0	????????	????????	E59F0030	E5900000	E3A01000	E3A02000	E3A03000	E200300F	E1530001	81A01003	E1A00220	E2422001	E3520000	1AFFFFFFF8	E3A07001	
00001034	EF000011	0000103C	17845374	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181	81818181

Extra

- a) Write an ALP using ARM7TDMI to copy a block 400 bytes of data from location A to location B if the rate of data transfer rate is 40 bytes, LDM and STM instructions.
and
- b) For the same transfer the block with auto-indexing.

Solution A:

Program screen shot:

Jan -May 2025 LAB SUBMISSION_UE23CS251B

```
ARMSim_files > asm lab4_q7a.s
1  @ Write an ALP using ARM7TDMI to copy a block 400 bytes of data from location A to location B
2  @if the rate of data transfer rate is 40 bytes, LDM and STM instructions.
3  @ and
4  @ For the same transfer the block with auto-indexing.
5
6  @ Using LDM and STM Instructions
7
8  .data
9  A: .skip 400      @ 400 bytes of data at location A (source)
10 B: .skip 400      @ 400 bytes of data at location B (destination)
11
12 .text
13 init:
14     LDR R0, =A
15     LDR R1, =B
16     MOV R2, #40    @ Set the data transfer rate to 40 bytes (one LDM/STM operation)
17     MOV R3, #10    @ Set the number of transfers
18
19 loop:
20     LDMIA R0!, {R4-R11} @ Load 8 registers (40 bytes) from source (A) into R4-R11, incrementing R0
21     STMIA R1!, {R4-R11} @ Store the 8 registers (40 bytes) to destination (B), incrementing R1
22     SUBS R3, R3, #1    @ Decrement the transfer counter
23     CMP R3, #0
24     BNE loop
25
26 end:
27     SWI 0x11
28
```



Screen shot of Register set output:

Solution B:

Program screen shot:

```
ARMSim_files > ASM lab4_q7b.s
1  @ Write an ALP using ARM7TDMI to copy a block 400 bytes of data from location A to location B
2  @if the rate of data transfer rate is 40 bytes, LDM and STM instructions.
3  @ and
4  @ For the same transfer the block with auto-indexing.
5
6  @ Using Auto-Indexing (with LDM and STM)
7
8  .data
9  A: .skip 400      @ 400 bytes of data at location A (source)
10 B: .skip 400      @ 400 bytes of data at location B (destination)
11
12 .text
13 init:
14     LDR R0, =A
15     LDR R1, =B
16     MOV R2, #40    @ Set the data transfer rate to 40 bytes (one LDM/STM operation)
17     MOV R3, #10    @ Set the number of transfers
18
19 loop:
20     LDMIA R0!, {R4-R11} @ Load 8 registers (40 bytes) from source (A) into R4-R11, incrementing R0
21     STMIA R1!, {R4-R11} @ Store the 8 registers (40 bytes) to destination (B), incrementing R1
22     SUBS R3, R3, #1
23     CMP R3, #0
24     BNE loop
25
26 end:
27     SWI 0x11
28
```

Screen shot of Register set output:



- Q) Write an ALP using ARM7TDMI to multiply two matrices of any valid size and store the result in a matrix.
- The matrices are stored in row-major order.
 - The sizes of matrices are predefined (modifiable as needed).
 - MLA instruction is used.

Program screen shot:

Jan -May 2025 LAB SUBMISSION_UE23CS251B

ARMSim_files > *asm* matrix_multiplication.s

```
1  @ Write an ALP using ARM7TDMI to multiply two matrices of any valid size and store the result in a matrix.
2  @   • The matrices are stored in row-major order.
3  @   • The sizes of matrices are predefined (modifiable as needed).
4  @   • MLA instruction is used.
5
6  .data
7  A: .word 1, 2, 3, 4, 5, 6    @ 2x3 matrix
8  B: .word 7, 8, 9, 10, 11, 12 @ 3x2 matrix
9  C: .space 16                 @ 2x2 result matrix (initialized to 0)
10
11 rowsA: .word 2    @ Rows of A
12 colsA: .word 3    @ Columns of A (and Rows of B)
13 colsB: .word 2    @ Columns of B
14
15 .text
16 .global _start
17
18 _start:
19     LDR R4, =rowsA
20     LDR R4, [R4]    @ R4 = rowsA (2)
21     LDR R5, =colsA
22     LDR R5, [R5]    @ R5 = colsA (3)
23     LDR R6, =colsB
24     LDR R6, [R6]    @ R6 = colsB (2)
25
26     LDR R0, =A
27     LDR R1, =B
28     LDR R2, =C
29
30     MOV R7, #0      @ i = 0 (Row index of A)
31
32 row_loop:
33     CMP R7, R4      @ if i >= rowsA, exit
34     BGE end
35
36     MOV R8, #0      @ j = 0 (Column index of B)
37
38 col_loop:
39     CMP R8, R6      @ if j >= colsB, next row
40     BGE next_row
41
42     MOV R9, #0      @ k = 0 (Column index of A / Row index of B)
43     MOV R10, #0     @ result = 0
44
45 mul_loop:
46     CMP R9, R5      @ if k >= colsA, store result
47     BGE store_result
48
49     MLA R3, R7, R5, R9 @ R3 = i * colsA + k
50     LDR R11, [R0, R3, LSL #2] @ A[i][k]
51
52     MLA R3, R9, R6, R8 @ R3 = k * colsB + j
53     LDR R12, [R1, R3, LSL #2] @ B[k][j]
54
55     MLA R10, R11, R12, R10 @ result += A[i][k] * B[k][j]
56
57     ADD R9, R9, #1    @ k++
58     B mul_loop
59
60 store_result:
61     MLA R3, R7, R6, R8 @ R3 = i * colsB + j
62     STR R10, [R2, R3, LSL #2] @ Store result in C[i][j]
63
64     ADD R8, R8, #1    @ j++
65     B col_loop
66
67 next_row:
68     ADD R7, R7, #1    @ i++
69     B row_loop
70
71 end:
72     SWI 0x011
73
```

