



PES UNIVERSITY

Department of Computer Science & Engineering

Microprocessor & Computer Architecture Lab

UE23CS251B

MiniProject Coding Assignment

Name of the Student	Pranav Hemanth
SRN	PES1UG23CS433
Section	G
Department	CSE
Campus	RR

Name of the Student	Nishant K Holla
SRN	PES1UG23CS401
Section	G
Department	CSE
Campus	RR

Name of the Student	Nishant Jayaram Hegde
SRN	PES1UG23CS400
Section	G

Department	CSE
Campus	RR

**Department of Computer Science & Engineering
Microprocessor & Computer Architecture Lab**

UE23CS251B

Q3

Assignment question 3:

CPU task scheduling affects cache locality (keeping frequently used data in cache). Implement a task scheduler that optimizes CPU cache utilization. Use a priority queue to schedule tasks while maximizing cache hits.

Expected Outcome: A program that simulates task scheduling with cache-aware strategies. Improved CPU efficiency by reducing cache misses. Comparison of FIFO and LRU scheduling policies

Code:

```
CodingAssignment > C Q3_task_scheduler_PES1UG23CS433_PES1UG23CS401_PES1UG23CS400.c > NUM_TASKS
1  /*
2  Assignment question 3:
3  CPU task scheduling affects cache locality (keeping frequently used data in cache). Implement a task
4  scheduler that optimizes CPU cache utilization. Use a priority queue to schedule tasks while
5  maximizing cache hits.
6  Expected Outcome: A program that simulates task scheduling with cache-aware strategies. Improved
7  CPU efficiency by reducing cache misses. Comparison of FIFO and LRU scheduling policies
8  */
9
10 #include <stdio.h>
11 #include <stdlib.h>
12 #include <stdbool.h>
13 #include <time.h>
14 #include <string.h>
15
16 #define NUM_TASKS 20
17 #define BLOCKS_PER_TASK 4
18 #define MEMORY_BLOCKS 50
19 #define CACHE_SIZE 10
20
21 typedef struct
22 {
23     int task_id;
24     int data_blocks[BLOCKS_PER_TASK];
25 } Task;
26
27 // ----- FIFO Cache -----
28 typedef struct
29 {
30     int queue[CACHE_SIZE];
31     bool present[MEMORY_BLOCKS];
32     int front, rear, size;
33 } FIFOCache;
34
35 void initFIFOCache(FIFOCache *cache)
36 {
37     cache->front = cache->rear = cache->size = 0;
38     for (int i = 0; i < MEMORY_BLOCKS; i++)
39         cache->present[i] = false;
40 }
41
```

```

42 bool accessFIFOCache(FIFOCache *cache, int block)
43 {
44     if (cache->present[block])
45         return true;
46     if (cache->size == CACHE_SIZE)
47     {
48         int evicted = cache->queue[cache->front];
49         cache->present[evicted] = false;
50         cache->front = (cache->front + 1) % CACHE_SIZE;
51         cache->size--;
52     }
53     cache->queue[cache->rear] = block;
54     cache->present[block] = true;
55     cache->rear = (cache->rear + 1) % CACHE_SIZE;
56     cache->size++;
57     return false;
58 }
59
60 // ----- LRU Cache -----
61 typedef struct Node
62 {
63     int block;
64     struct Node *next, *prev;
65 } Node;
66
67 typedef struct
68 {
69     Node *head, *tail;
70     bool present[MEMORY_BLOCKS];
71     int size;
72 } LRUCache;
73
74 void initLRUCache(LRUCache *cache)
75 {
76     cache->head = cache->tail = NULL;
77     cache->size = 0;
78     for (int i = 0; i < MEMORY_BLOCKS; i++)
79         cache->present[i] = false;
80 }
81

```

```

82 void moveToEnd(LRUCache *cache, Node *node)
83 {
84     if (node == cache->tail)
85         return;
86     if (node == cache->head)
87         cache->head = node->next;
88     if (node->prev)
89         node->prev->next = node->next;
90     if (node->next)
91         node->next->prev = node->prev;
92
93     node->next = NULL;
94     node->prev = cache->tail;
95     if (cache->tail)
96         cache->tail->next = node;
97     cache->tail = node;
98 }
99
100 bool accessLRUCache(LRUCache *cache, int block)
101 {
102     if (cache->present[block])
103     {
104         Node *curr = cache->head;
105         while (curr && curr->block != block)
106             curr = curr->next;
107         moveToEnd(cache, curr);
108         return true;
109     }
110     if (cache->size == CACHE_SIZE)
111     {
112         Node *toRemove = cache->head;
113         cache->present[toRemove->block] = false;
114         cache->head = toRemove->next;
115         if (cache->head)
116             cache->head->prev = NULL;
117         free(toRemove);
118         cache->size--;
119     }
120     Node *newNode = malloc(sizeof(Node));
121     newNode->block = block;
122     newNode->next = NULL;
123     newNode->prev = cache->tail;
124     if (cache->tail)
125         cache->tail->next = newNode;
126     cache->tail = newNode;
127     if (!cache->head)
128         cache->head = newNode;
129     cache->present[block] = true;
130     cache->size++;
131     return false;
132 }
133

```

```

133
134 // ----- Task Generation -----
135 void generateTasks(Task tasks[])
136 {
137     for (int i = 0; i < NUM_TASKS; i++)
138     {
139         tasks[i].task_id = i;
140         for (int j = 0; j < BLOCKS_PER_TASK; j++)
141         {
142             tasks[i].data_blocks[j] = rand() % MEMORY_BLOCKS;
143         }
144     }
145 }
146
147 // ----- Simulation -----
148 void runSimulation(Task tasks[], const char *policy)
149 {
150     int hits = 0, misses = 0;
151
152     printf("\n-- %s Policy --\n", policy);
153
154     if (strcmp(policy, "FIFO") == 0)
155     {
156         FIFOCache cache;
157         initFIFOCache(&cache);
158         for (int i = 0; i < NUM_TASKS; i++)
159         {
160             printf("Task %2d: ", tasks[i].task_id);
161             for (int j = 0; j < BLOCKS_PER_TASK; j++)
162             {
163                 int block = tasks[i].data_blocks[j];
164                 bool hit = accessFIFOCache(&cache, block);
165                 printf("[Block %2d: %s] ", block, hit ? "HIT" : "MISS");
166                 if (hit)
167                     hits++;
168                 else
169                     misses++;
170             }
171             printf("\n");
172         }
173     }
174     else

```

```

174     else
175     {
176         LRUCache cache;
177         initLRUCache(&cache);
178         for (int i = 0; i < NUM_TASKS; i++)
179         {
180             printf("Task %2d: ", tasks[i].task_id);
181             for (int j = 0; j < BLOCKS_PER_TASK; j++)
182             {
183                 int block = tasks[i].data_blocks[j];
184                 bool hit = accessLRUCache(&cache, block);
185                 printf("[Block %2d: %s] ", block, hit ? "HIT" : "MISS");
186                 if (hit)
187                     hits++;
188                 else
189                     misses++;
190             }
191             printf("\n");
192         }
193     }
194
195     printf("Cache Hits: %d\n", hits);
196     printf("Cache Misses: %d\n", misses);
197 }
198
199 // ----- Main -----
200 int main()
201 {
202     srand(42);
203     Task tasks[NUM_TASKS];
204     generateTasks(tasks);
205
206     printf("=== Task Scheduler Cache Locality Simulation ===\n");
207     printf("Total Tasks: %d, Cache Size: %d\n", NUM_TASKS, CACHE_SIZE);
208
209     runSimulation(tasks, "FIFO");
210     runSimulation(tasks, "LRU");
211
212     return 0;
213 }

```

Jan -May 2025 LAB SUBMISSION_UE23CS251B

Screenshot:

```
● pranavhemanth@Pranavs-MacBook-Pro-M3 CodingAssignment %cd "/Users/pranavhemanth/1UG23CS433_PES1UG23CS401_PES1UG23CS400.c -o Q3_task_scheduler_PES1UG23CS433_PES14/CodingAssignment/"Q3_task_scheduler_PES1UG23CS433_PES1UG23CS401_PES1UG23CS400
=== Task Scheduler Cache Locality Simulation ===
Total Tasks: 20, Cache Size: 10
```

-- FIFO Policy --

```
Task 0: [Block 44: MISS] [Block 23: MISS] [Block 9: MISS] [Block 43: MISS]
Task 1: [Block 26: MISS] [Block 1: MISS] [Block 1: HIT] [Block 10: MISS]
Task 2: [Block 0: MISS] [Block 45: MISS] [Block 28: MISS] [Block 43: HIT]
Task 3: [Block 16: MISS] [Block 17: MISS] [Block 10: HIT] [Block 42: MISS]
Task 4: [Block 18: MISS] [Block 18: HIT] [Block 28: HIT] [Block 10: HIT]
Task 5: [Block 27: MISS] [Block 32: MISS] [Block 0: HIT] [Block 11: MISS]
Task 6: [Block 25: MISS] [Block 2: MISS] [Block 17: HIT] [Block 7: MISS]
Task 7: [Block 23: MISS] [Block 7: HIT] [Block 38: MISS] [Block 38: HIT]
Task 8: [Block 37: MISS] [Block 17: MISS] [Block 10: MISS] [Block 25: HIT]
Task 9: [Block 46: MISS] [Block 1: MISS] [Block 41: MISS] [Block 27: MISS]
Task 10: [Block 44: MISS] [Block 47: MISS] [Block 46: HIT] [Block 5: MISS]
Task 11: [Block 1: HIT] [Block 49: MISS] [Block 4: MISS] [Block 33: MISS]
Task 12: [Block 31: MISS] [Block 48: MISS] [Block 38: MISS] [Block 36: MISS]
Task 13: [Block 13: MISS] [Block 31: HIT] [Block 1: MISS] [Block 48: HIT]
Task 14: [Block 18: MISS] [Block 43: MISS] [Block 24: MISS] [Block 32: MISS]
Task 15: [Block 35: MISS] [Block 35: HIT] [Block 21: MISS] [Block 47: MISS]
Task 16: [Block 15: MISS] [Block 36: MISS] [Block 17: MISS] [Block 45: MISS]
Task 17: [Block 43: HIT] [Block 45: HIT] [Block 29: MISS] [Block 0: MISS]
Task 18: [Block 3: MISS] [Block 10: MISS] [Block 46: MISS] [Block 45: HIT]
Task 19: [Block 13: MISS] [Block 18: MISS] [Block 43: MISS] [Block 44: MISS]
```

Cache Hits: 19

Cache Misses: 61

-- LRU Policy --

```
Task 0: [Block 44: MISS] [Block 23: MISS] [Block 9: MISS] [Block 43: MISS]
Task 1: [Block 26: MISS] [Block 1: MISS] [Block 1: HIT] [Block 10: MISS]
Task 2: [Block 0: MISS] [Block 45: MISS] [Block 28: MISS] [Block 43: HIT]
Task 3: [Block 16: MISS] [Block 17: MISS] [Block 10: HIT] [Block 42: MISS]
Task 4: [Block 18: MISS] [Block 18: HIT] [Block 28: HIT] [Block 10: HIT]
Task 5: [Block 27: MISS] [Block 32: MISS] [Block 0: MISS] [Block 11: MISS]
Task 6: [Block 25: MISS] [Block 2: MISS] [Block 17: MISS] [Block 7: MISS]
Task 7: [Block 23: MISS] [Block 7: HIT] [Block 38: MISS] [Block 38: HIT]
Task 8: [Block 37: MISS] [Block 17: HIT] [Block 10: MISS] [Block 25: HIT]
Task 9: [Block 46: MISS] [Block 1: MISS] [Block 41: MISS] [Block 27: MISS]
Task 10: [Block 44: MISS] [Block 47: MISS] [Block 46: HIT] [Block 5: MISS]
Task 11: [Block 1: HIT] [Block 49: MISS] [Block 4: MISS] [Block 33: MISS]
Task 12: [Block 31: MISS] [Block 48: MISS] [Block 38: MISS] [Block 36: MISS]
Task 13: [Block 13: MISS] [Block 31: HIT] [Block 1: HIT] [Block 48: HIT]
Task 14: [Block 18: MISS] [Block 43: MISS] [Block 24: MISS] [Block 32: MISS]
Task 15: [Block 35: MISS] [Block 35: HIT] [Block 21: MISS] [Block 47: MISS]
Task 16: [Block 15: MISS] [Block 36: MISS] [Block 17: MISS] [Block 45: MISS]
Task 17: [Block 43: HIT] [Block 45: HIT] [Block 29: MISS] [Block 0: MISS]
Task 18: [Block 3: MISS] [Block 10: MISS] [Block 46: MISS] [Block 45: HIT]
Task 19: [Block 13: MISS] [Block 18: MISS] [Block 43: HIT] [Block 44: MISS]
```

Cache Hits: 20

Cache Misses: 60

```
○ pranavhemanth@Pranavs-MacBook-Pro-M3 CodingAssignment %
```