


## Department of Computer Science & Engineering Microprocessor & Computer Architecture Lab

## Lab 2 Programs


## **UE23CS251B**




```
ARMSim_files > ASM lab1_q1b.s
                                                         1 @ Write an ALP using ARM7TDMI to perform multiplication of 16X25 without using mul instruction
                                                                   @ Hint barrel shifter instructions
                                                                       @ Store n in R0 and result in R1
                                                                      @ 16 is considered as multiplier
                                                         4
                                                         5
                                                         6
                                                                        .text
                                                                   MOV R0, #25
                                                         7
                                                        8 MOV R1, #16
                                                        9 MOV R2, R1, LSL#4
                                                     10 ADD R3, R1, R1, LSL#3
                                                     11 ADD R4, R2, R3
                                                     12 SWI 0x011
                                                     13
                                         0 0 0
                                                                                                                                                                                            X ARMSim - The ARM Simulator Dept. of Computer Science
                                              File View Cache Debug Watch Help
                                       General Purpose | noati | 2 | labl_qlb.o | Hexadecimal | Omosiono: | Omosiono:
                                           Fi [i • • • • •
                                                                                                                                                                        r0, #25
r1, #16
r2, r1, lsl #4
r3, r1, r1, lsl #3
r4, r2, r3
0x11
                                          CPSR Register
Negative(N):0
Zero(Z) :0
Carry(C) :0
Overflow(V):0
IRQ Disable:1
FTQ Disable:1
Thumb(T) :0
CPU Mode :System
                                           0x000000df
                                           OutputView | WatchView |

Console | Stdin/Stdout/Stderr |
                                            Loading object code file lab1 q1b.o Execution starting ...
                                            Execution ending, Instruction Count:6 Elasped Time:00:00:00.0270990 Instructions per second:221
2
                                       Write an ALP using ARM7TDMI to add only even numbers stored in memory location for a given set
                                       of numbers and store the sum in the memory location.
                                       Array:. WORD 15,10,12,13,9,45,16,8,25,33
                                       evensum:. WORD
```

```
ARMSim_files > ASM lab1_q2.s
      @ Write an ALP to add only even numbers stored in memory location for a given set of numbers and store sum in memory location
      @ Array: .WORD 15, 10, 12, 13, 9, 45, 16, 8, 25, 33
  3
      @ evensum: .WORD
  4
  5
       -data
  6
      array: .word 15, 10, 12, 13, 9, 45, 16, 8, 25, 33
      evensum: .word 0
  8
  9
 10
 11
       init:
          LDR R0, =array
 12
          LDR R1, =evensum
 13
          MOV R4, #0
 14
 15
          MOV R5. #10
 16
 17
       start:
          CMP R5, #0
 18
          BNE loop
 19
 20
          B end
 21
 22
       loop:
          LDR R3, [R0]
ADD R0, R0, #4
 23
 24
 25
           TST R3, #1
           ADDEQ R4, R4, R3
 26
          SUB R5, R5, #1
 27
 28
          B start
 29
 30
      end:
          STR R4, [R1]
 31
 32
           SWI 0x011
 33
```






Write a ALP using ARMTDMI-ISA to store odd and even numbers in separate memory locations starting from LOCA and LOCB respectively

ARRAY: .word 10,50,41,55,30,20,11,5,100,77

LOCA: .word 0,0,0,0,0,0 LOCB: .word 0,0,0,0,0,0

```
ARMSim_files > ASM lab1_q3.s
      @ Write a ALP using ARMTDMI-ISA to store odd and even numbers in separate memory locations starting from LOCA and LOCB respectively
      @ ARRAY: .word 10,50,41,55,30,20,11,5,100,77
      @ LOCA: .word 0,0,0,0,0,0
      @ LOCB: .word 0,0,0,0,0,0
        .data
       array: .word 10, 50, 41, 55, 30, 20, 11, 5, 100, 77 oddarray: .word 0, 0, 0, 0, 0, 0 evenarray: .word 0, 0, 0, 0, 0, 0
  8
 10
 11
            LDR R0, =array
 12
            LDR R1, =oddarray
LDR R2, =evenarray
MOV R3, #10
 13
 14
 15
 16
 17
        start:
             CMP R3, #0
 18
            BNE loop
 19
 20
            B end
 21
 22
        loop:
 23
            LDR R4, [R0]
 24
            TST R4, #1
             STREQ R4, [R2]
 25
26
            ADDEQ R2, R2, #4
STRNE R4, [R1]
 27
 28
            ADDNE R1, R1, #4
 29
            ADD R0, R0, #4
 30
            SUB R3, R3, #1
 31
            B start
 32
 33
        end:
 34
            SWI 0x011
 35
```



```
ARMSim_files > ASM lab1_q4.s
                                   @ Write an ALP using ARM7TDMI to find the largest number from a given set of numbers:
                 1
                                   @ A: .word 10,50,41,55,30,20,11,5,100,77
                 3
                 4
                                    .data
                 5
                                  array: .word 10, 50, 41, 55, 30, 20, 11, 5, 100, 77
                 6
                 7
                                    init:
                 8
                                                    LDR R0, =array
                 9
                                                    LDR R1, [R0]
            10
                                                    MOV R2, #10
            11
             12
                                   start:
            13
                                                    CMP R2, #0
            14
                                                    BNE loop
            15
                                                    B end
            16
            17
                                   loop:
            18
                                                    LDR R3, [R0]
                                                    CMP R1, R3
            19
                                                    MOVLT R1, R3
            20
            21
                                                    ADD R0, R0, #4
                                                    SUB R2, R2, #1
            22
            23
                                                    B start
            24
            25
                                    end:
            26
                                                   SWI 0x011
            27
                                                                                                             X ARMSim - The ARM Simulator Dept. of Computer Science
     File View Cache Debug Watch Help
   F1 (1 • b 0 | 0
  General Purpose | Floati ( ) lab1 q4.0
Sioned Decem
R0 : 44136
R1 : 1100
R2 : 0
R3 : 77
R4 : 10
R5 : 0
R6 : 0
R7 : 0
R8 : 0
R9 : 0
R11(fp): 0
R12(ip): 0
R12(ip): 0
R12(ip): 0
R13(sp): 22584
R14(ip): 0
R15(ip): 4484
                                                                                                 init:
$a:
                                                                                               Carry(C) :1
Overflow(V):0
IRQ Disable:1
FIQ Disable:1
Thumb(T) :0
CPU Mode :System
   0x600000df
   Loading object code file lab1 q4.o Execution starting ...
   Execution ending, Instruction Count:97 Elasped Time:00:00:00.0249740 Instructions per second:3884
 OutputView | WatchView | MemoryView0 |
                                                                                                                                                                                                                                                                                                                                                                   Word Size
8Bit 16Bit 32Bit
   00001028 E59F002C E5901000 E3A0200A E3520000 1A000000 EA000005 E5903000 E1510003 B1A01003 E2800004 E2422001 EAFFFF6 EF000011 00001000 81818181 00001064 81818181 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 8181818 81818
```

## **Assignments Questions** 5 Write an ALP using ARM7TDMI to find whether the given number is even parity. ARMSim\_files > ASM lab1\_q5.s 1 @ Write an ALP using ARM7TDMI to find whether the given number is even parity. @ Set 0 on even parity and 1 on odd parity 2 3 4 .text 5 6 init: 7 MOV R0, #6 8 MOV R1, #1 9 MOV R2, #0 10 11 start: 12 CMP R0, #0 13 BNE loop 14 B end 15 16 loop: MOVS R0, R0, LSR#1 17 18 ADDCS R2, R2, #1 19 **B** start 20 21 end: TST R2, #1 22 23 MOVEQ R1, #0 SWI 0x011 24 25 X ARMSim - The ARM Simulator Dept. of Computer Science File View Cache Debug Watch Help General Purpose | Floati ( ) lab1 q5.0 Sanned Decim. 80 : 0 R1 : 0 R2 : 2 R3 : 0 R4 : 0 R5 : 0 R6 : 0 R7 : 0 R8 : 0 R9 : 0 R10(s) : 0 R12(p) : 0 R12(p) : 0 R13(s) : 21504 R14(lr) : 0 R15(pc) : 4140 00001018:E1B000A0 0000101C:22822001 00001020:EAFFFFF9 00001024: 00001024:E3120001 00001028:03A01000 0000102C:EF000011 CPSR Register 0x600000df OutputView | WatchView | Console | Stdin/Stdout/Stderr | Loading object code file lab1 q5.o Execution starting ... Execution ending, Instruction Count:24 Elasped Time:00:00:00.0314600 Instructions per second:762

6 Write an ALP using ARM7TDMI to multiplication of 38X72 without using MUL instructions. (Hint: barrel shifter instructions.) (Note :any number can be considered as multiplier) ARMSim\_files > ASM lab1\_q6.s @ Write an ALP using ARM7TDMI to multiplication of 38X72 without using MUL instructions. @ (Hint: barrel shifter instructions.) @ (Note :any number can be considered as multiplier) @ Logic used: break 38 into 32 + 4 + 2 6 7 .text 8 MOV R0, #38 MOV R1, #72 9 10 MOV R2, R1, LSL#5 11 ADD R3, R2, R1, LSL#2 ADD R4, R3, R1, LSL#1 12 13 SWI 0x011 14 X ARMSim - The ARM Simulator Dept. of Computer Science File View Cache Debug Watch Help 93 (3 **a** ) **a** | a R0 :38
R1 :72
R2 :2304
R3 :2592
R4 :2736
R5 :0
R6 :0
R7 :0
R8 :0
R11(fp):0
R12(ip):0
R12(ip):0
R13(sp):21504
R14(lr):0
R15(pc):4116 CPSR Register
Negative(N):0
Zero(Z):0
Carry(C):0
Overflow(V):0
IRQ Disable:1
FIQ Disable:1
Thumb(T):0
CPU Mode :System 0x000000df OutputView | WatchView |
Console | Stdin/Stdout/Stderr | Loading object code file lab1 q6.o Execution starting ... Execution ending, Instruction Count:6 Elasped Time:00:00:00.0353650 Instructions per second:169