#### 54/7476 54H/74H76 54LS/74LS76

#### DESCRIPTION

The "76" is a Dual JK Flip-Flop with individual J, K, Clock, Set and Reset inputs. The 7476 and 74H76 are positive pulse triggered flip-flops. JK information is loaded into the master while the Clock is HIGH and transferred to the slave on the HIGH-to-LOW Clock transition. The J and K inputs must be stable while the Clock is HIGH for conventional operation.

The 74LS76 is a negative edge triggered flip-flop. The J and K inputs must be stable only one setup time prior to the HIGH-to-LOW Clock transition.

The Set (\$\overline{S}\_0\$) and Reset (\$\overline{R}\_0\$) are asynchronous active LOW inputs. When LOW, they override the Clock and data inputs forcing the outputs to the steady state levels as shown in the Truth Table.


## ORDERING CODE (See Section 9 for further Package and Ordering Information)

| PACKAGES    | PIN<br>CONF.   | COMMERCIAL RANGES VCC = SV = SN; TA = S*C to *78*C | MILITARY RANGES              |
|-------------|----------------|--|------------------------------|
| Plastic DIP | Fig A<br>Fig A | N7476N • N74H76N<br>N74LS76N                       |                              |
| Ceramic DIP | Fig A<br>Fig A | N7476F • N74H76F<br>N74LS76F                       | S5476F • S54H76F<br>S54LS76F |
| Flatpak     | Fig A<br>Fig A |  | S5476W • S54H76W<br>S54LS76W |


## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE (a)

|     | PINS        |                      | 54/74      | 54H/74H     | 545/745 | 54LS/74LS      |
|-----|-------------|----------------------|------------|-------------|---------|----------------|
| ĈĒ  | Clock input | let (µA)<br>lit (mA) | 80<br>-3.2 | 50<br>-2.0  |         | 80<br>-0.8     |
| ĀD  | Reset input | lin (µA)<br>lin (mA) | 80<br>-3.2 | 100<br>-4.0 |         | 60<br>-0.8     |
| Ē₀  | Set input   | اهر) بوا<br>ایل (mA) | 80<br>-3.2 | 100<br>-4.0 | - 10    | 60<br>-0.8     |
| JK  | Data inputs | IsH (µA)<br>IsL (mA) | 40<br>-1.6 | 50<br>-2.0  |         | 20<br>-0.4     |
| 0 & | Q Outputs   | IOH (µA)             | -400<br>16 | -500<br>20  |         | -400<br>4/8(a) |

#### LOGIC SYMBOL



#### PIN CONFIGURATION



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (b)

| PARAMETER |                | TEST COMPLETIONS                            | 54/74 |     | 54H/74H |     | 548/748 |     | 54LS/74LS |     | UNIT |
|-----------|----------------|---|-------|-----|---------|-----|---------|-----|-----------|-----|------|
|           |                | TEST CONDITIONS                             | Min   | Max | Min     | Max | Min     | Max | Min       | Max | OMIT |
| loc       | Supply current | V <sub>CC</sub> = Max, V <sub>CP</sub> = 0V |       | 40  |         | 50  |         |     |           | 8.0 | mA   |


#### NOTES

- The stasted numbers indicate different parametric values for Military/Commercial temperature ranges respectively.
- temperature ranges respectively.

  5. For family dc characteristics, see inside front cover for 54/74 and 584/74H and see inside back cover for 545/74S and 54L5/74LS specification.

54/74 SERIES "76" DUAL JK FLIP-FLOP

### LOGIC DIAGRAM



#### MODE SELECT-TRUTH TABLE

| OPERATING MODE  Asynchronous Set |   |     | OUTPUTS |   |   |   |   |
|----------------------------------|---|-----|---------|---|---|---|---|
|                                  |   | Ř D | CP (d)  | J | ĸ | 0 | ā |
|                                  |   | н   | Х       | X | X | н | L |
| Asynchronous Reset (Clear)       |   | L   | x       | × | × | L | н |
| Undetermined (c)                 | L | L   | x       | X | × | н | н |
| Toggle                           | н | н   | л       | h | h | ā | q |
| Load "0" (Reset)                 | н | н   | 7       | 1 | h | L | н |
| Load "1" (Set)                   | н | н   | 72      | h | 1 | н | L |
| Hold "no change"                 | н | н   | 2       | 1 | 1 | q | ē |

- H = HIGH voltage level steady state.
  L = LOW voltage level steady state.
  h = HIGH voltage level one setup time prior to the HIGH-to-LOW Clock transition. (a)
  L = LOW voltage level one setup time prior to the HIGH-to-LOW Clock transition. (a)
- X = Don't care.
- Lower case letters indicate the state of the referenced output prior to the HIGH to LOW Clock transition. 9 .
- A. Positive Clock pulse.

#### AC CHARACTERISTICS TA = 25°C (See Section 4 for Waveforms and Conditions)

| PARAMETER     |   |                 | 54/74         |                 | 54H/74H                  |          | 548/748 |     | 54LS/74LS             |          |          |
|---------------|---|-----------------|---------------|-----------------|--------------------------|----------|---------|-----|-----------------------|----------|----------|
|               |   | TEST CONDITIONS |               | 15 pF<br>400 (1 | CL = 25 pF<br>RL = 28011 |          |         |     | CL = 15pF<br>RL = 2kn |          | UNIT     |
|               |   | Waveform 4      | Min           | Max             | Min                      | Max      | Min     | Max | Min<br>30             | Max      | MHz      |
| fmax :        | Maximum Clock<br>frequency              |                 | Waveform 4 15 |                 | 25                       |          |         |     |                       |          |          |
| TPLH<br>TPHL  | Propagation delay<br>Clock to Output    | Waveform 4      |               | 25<br>40        |                          | 21<br>27 |         |     |                       | 20<br>30 | ns<br>ns |
| tpl.H<br>tpHL | Propagation delay<br>So or Rp to Output | Waveform 5      |               | 25<br>40        |                          | 13<br>24 |         |     |                       | 20<br>30 | ns<br>ns |

# AC SETUP REQUIREMENTS TA = 25°C (See Section 4 for Waveforms and Conditions)

| PARAMETER |                                   | TEST CONDITIONS | 54  | 54/74 |     | 54H/74H |     | 545/745 |     | 54LS/74LS |      |
|-----------|-----------------------------------|-----------------|-----|-------|-----|---------|-----|---------|-----|-----------|------|
|           |                                   |                 | Min | Max   | Min | Max     | Min | Max     | Min | Max       | UNIT |
| tw(H)     | Clock pulse<br>width (HIGH)       | Waveform 4      | 20  |       | 12  |         |     |         | 20  |           | ns   |
| twiLi     | Clock pulse<br>width (LOW)        | Waveform 4      | 47  |       | 28  |         |     |         | 13  | - 3       | ns   |
| twiLi     | Set or Reset pulse<br>width (LOW) | Waveform 5      | 25  |       | 16  |         |     |         | 25  |           | ns   |
| 16        | Setup time<br>J or K to Clock     | Waveform 4      | (4) |       | (e) |         |     |         | 20  |           | ns   |
| th        | Hold time<br>J or K to Clock      | Waveform 4      | 0   |       | 0   |         |     |         | 0   |           | ns   |

#### MOTES

- C. Both outputs will be HIGH while both \$0 and \$0 are LOW, but the output states are unpredictable if \$0 and \$0 go HIGH simultaneously.

  d. The 74LS76 is edge triggered. Data must be stable one setup time prior to the negative edge of the Clock for predictable operation.

  e. The Jand K inputs of the 7476 and 74H76 must be stable while the Clock is HIGH for conventional operation.