## National Institute of Technology Silchar NITS

Department of Computer Science and Engineering July, 2020



### CS-205 Computer Architecture and Organization

## **Project Topic:**

Simulating and Study of Restoring Division Algorithm for signed and unsigned integers

### Submitted By:

- Tanveer Ahmed 18-1-5-022
- Pranjit Gautam 18-1-5-023
- Nirmita Biswas 18-1-5-024
- Manditjyoti Borah 18-1-5-025
- Mayur Raj Bharati 18-1-5-026

### Under The Supervision of:

Dr. Malaya Dutta Borah



## **CERTIFICATE**

It is certified that the work contained in this thesis entitled Simulating and Study of Restoring Division Algorithm for signed and unsigned integers submitted by **Tanveer Ahmed(18- 1-5-022)**, **Pranjit Gautam (18-1-5-023)**, **Nirmita Biswas (18-1-5-024)**, **Manditjyoti Borah (18-1-5-025)**, **Mayur Raj Bharati (18-1-5-026)** for the B.Tech. End Semester Project for fourth semester. Examination July, 2020 is absolutely based on their own work carried out under my supervision.

Place: NIT Silchar Date: 12/07/2020

Dr. Malaya Dutta Borah Computer Science And Engineering National Institute of Technology Silchar



## **DECLARATION**

Mini Project Title: Simulating and Study of Restoring Division Algorithm for signed and unsigned integers. Degree for which the Mini Project is submitted: Bachelor of Tech- nology.

We declare that the presented thesis represents largely our own ideas and work in our own words. Where others ideas or words have been included, we have adequately cited and listed in the reference materials. The thesis has been prepared without resorting to plagiarism. We have adhered to all principles of academic honesty and integrity. No falsified or fabricated data have been presented in the thesis. We understand that any violation of the above will cause for disciplinary action by the Institute, including revoking the conferred degree, if conferred, and can also evoke penal action from the sources which have not been properly cited or from whom proper permission has not been taken.

- Tanveer Ahmed 18-1-5-022
- Pranjit Gautam 18-1-5-023
- Nirmita Biswas 18-1-5-024
- Manditjyoti Borah 18-1-5-025
- Mayur Raj Bharati 18-1-5-026



## **ABSTRACT**

Computer Architecture is concerned with balancing the performance, efficiency, cost, and reliability of a computer system. It refers to those attributes of a system that have a direct impact on the logical execution of a program such as the instruction set, I/O mechanisms etc. The study of Computer Organization helps optimize performance-based products. It also helps plan the selection of a processor for a particular project.

A basic computer consists of three important components- Processor, Memory and Input/Output Devices. Further the processor consists of the Arithmetic and Logic Unit (ALU) and the Control Unit (CU). The ALU performs various mathematical and logical operations of the operands of the decoded instructions. The ALU makes use of various algorithms to perform various arithmetic as well as logical operations.

There are number of binary division algorithm like Digit Recurrence Algorithm restoring, non-restoring and SRT Division (Sweeney, Robertson, and Tocher), Multiplicative Algorithm, Approximation Algorithms, CORDIC Algorithm and Continued Product Algorithm. Among them, the **Restoring Division Algorithm** is of great importance. This algorithm makes the division of signed as well as unsigned integers in a fast and efficient manner using only a few processor registers.

This project report details a study of the Restoring Division Algorithm for Signed integers. Our project is solely not only about the study of the algorithm and the background theory required for the study such as Representation of Signed integers and SB element but also implements the working of the algorithm in a simulator and simulates the step by step approach using a python program. We will present the study of various concepts, along with various numerical examples as well as we will design the circuit required for the algorithm and simulate the circuit using a Verilog program.

## Contents

1	Introduction 2								
	1.1 Restoring Division	2							
2	2 Background Theory								
	2.1 Signed and Unsigned Integers	4							
	2.1.1 Representation of Binary Numbers:	4							
	2.1.2 Unsigned Numbers:	4							
	2.1.3 Representation of Unsigned Binary Numbers:	5							
	2.1.4 Signed Numbers:	5							
	2.1.5 Representation of Signed Binary Numbers:	5							
	2.2 SB Circuit	7							
3	Restoring Division Algorithm:	7							
4	Examples Demonstrated for the Restoring Division Algorithm								
5	Circuit Diagram								
6	Appendix								
7	Restoring Division Algorithm Implementation								
8	Website Designed for Performing Restoring Division Algorithm on								
_	Signed Integers	23							
9	Conclusion	<b>25</b>							
10	References:	25							



#### 1 Introduction

The processor is the main substance of a computer system that executes instructions that make up a computer program. The Arithmetic and Logic Unit (ALU) is an integral part of the processor.

The ALU is the mathematical brain of the computer. It is a combinational digital electronic circuit that performs arithmetic and bitwise operations on integer binary numbers. It is a fundamental building block of many types of computing circuits. It performs various arithmetic and logical operations on the operands of the decoded instructions. It uses various adder circuits to do addition, subtraction and other arithmetic operations.

Various algorithms are used to perform different logical as well as arithmetic operations in the ALU. For the division operation, one can use the **Restoring Division** algorithm as it is simple and is lower in complexity than division by convergence. This algorithm can be used for both signed as well as unsigned integers. This algorithm makes use of three registers, namely Accumulator (A), Register Q to store the dividend and Register M to store the divisor. After the division process is completed, A contains the Remainder and Q contains the Quotient. In this algorithm, if a certain step is unsuccessful, we restore the value in Accumulator. Hence this algorithm is known as Restoring division algorithm.

### 1.1 Restoring Division

We assume that both the dividend and divisor are positive and hence the quotient and the remainder are positive or zero.

Figure 1 shows the circuit which implements the division algorithm. In each step of the algorithm, the divisor is shifted one position to the right, and the quotient is shifted one position to the left.




Figura 1: First Version of the Divider Circuit

Figure 3.21 shows the steps of the first version of the division algorithm. Initially, the dividend is loaded into the right half of the 2n -bit A register, and the divisor is loaded into the left half of the 2n - bit B register. The n -bit quotient register

(Q) is set to 0, and the counter N is set to n+1. In order to determine whether the divisor is smaller than the partial remainder, the divisor register (B) is subtracted from the remainder register (A). If the result is negative, the next step is to restore the previous value by adding the divisor back to the remainder, generating a 0 in the  $Q_0$  position of the quotient register. This is the reason why this method is called restoring dinision. If the result is positive, a 1 is generated in the  $Q_0$  position of the quotient register. In the next step, the divisor is shifted to the right, aligning the divisor with the dividend for the next iteration.




Figura 2: The first version of the restoring division algorithm.

### 2 Background Theory

#### 2.1 Signed and Unsigned Integers


Variables such as integers can be represent in two ways, i.e., signed and unsigned. Signed numbers use sign flag or can be distinguish between negative values and positive values. Whereas unsigned numbers stored only positive numbers but not negative numbers.

Number representation techniques like: Binary, Octal, Decimal and Hexadecimal number representation techniques can represent numbers in both signed and unsigned ways. Binary Number System is one the type of Number Representation techniques. It is most popular and used in digital systems. Binary system is used for representing binary quantities which can be represented by any device that has only two operating states or possible conditions. For example, a switch has only two states: open or close.

In the Binary System, there are only two symbols or possible digit values, i.e., 0 and 1. Represented by any device that only 2 operating states or possible conditions. Binary numbers are indicated by the addition of either an 0b prefix or an 2 suffix.

#### 2.1.1 Representation of Binary Numbers:

Binary numbers can be represented in signed and unsigned way. Unsigned binary numbers do not have sign bit, whereas signed binary numbers uses signed bit as well or these can be distinguishable between positive and negative numbers. A signed binary is a specific data type of a signed variable.



#### 2.1.2 Unsigned Numbers:

Unsigned numbers don't have any sign, these can contain only magnitude of the number. So, representation of unsigned binary numbers are all positive numbers only. For example, representation of positive decimal numbers are positive by default. We always assume that there is a positive sign symbol in front of every number.

#### 2.1.3 Representation of Unsigned Binary Numbers:

Since there is no sign bit in this unsigned binary number, so N bit binary number represent its magnitude only. Zero (0) is also unsigned number. This representation has only one zero (0), which is always positive. Every number in unsigned number representation has only one unique binary equivalent form, so this is unambiguous representation technique. The range of unsigned binary number is from 0 to  $(2^n - 1)$ 

**Example-1**: To represent decimal number 92 in unsigned binary number. We simply convert it into Binary number, it contains only magnitude of the given number.

```
= (92)_{10}
= (1 \times 2^6 + 0 \times 2^5 + 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0)_{10}
= (1011100)_2
```

It's 7 bit binary magnitude of the decimal number 92.

#### 2.1.4 Signed Numbers:

Signed numbers contain sign flag. this representation distinguish positive and negative numbers. This technique contains both sign bit and magnitude of a number. For example, in representation of negative decimal numbers, we need to put negative symbol in front of given decimal number.

#### 2.1.5 Representation of Signed Binary Numbers:

There are three types of representations for signed binary numbers. Because of extra signed bit. binary number zero has two representation. either positive (0) or negative (1). so ambiguous representation. But 2 's complementation representation is unambiguous representation because of there is no double representation of number 0. These are: Sign-Magnitude form, 1 's complement form, and 2 's complement form which are explained as following below,

Practically one always deals with signed integers. The best way to represent a negative integer is the two's-complement representation.

In two's-complement, negative numbers are represented by the bit pattern which is one greater than the one's-complement of the positive number. This representation is considered the best as this representation gives a unique representation of 0.

Now whenever we observe that the most significant bit (MSB) of a number is 0, we can directly say that the number is positive and can get the number simply by converting it to its decimal form. But when we observe that the MSB of a number is 1, we have to understand that the number is negative and is stored in its two's-complement form.

Accordingly we find the two's-complement of that number again (as two's-complement of a two's-complement gives the actual number back) to get the actual number back.

There is an easier way to get the two's-complement of a number as follows:

- a. Starting from the LSB, find the first '1'.
- b. Invert all the bits to the left of that '1'.

Example: If a number is 1001, it means the number is negative and the actual number is the two's-complement of 1001, i.e.,

1001 = 0111 which is -7 in decimal

**2.1.5(a)** Sign-Magnitude form: For n bit binary number, 1 bit is reserved for sign symbol, If the value of sign bit is 0. then the given number will be positive. else if the value of sign bit is 1, then the given number will be negative. Remsining (n-1) bits represent magnitude of the number. Since magnitude of number zero (0) is always 0, so there osn be two representation of number zero (0). positive (+0) and negative (-0). which depends on value of sign bit. Hence these representations are ambiguous generally because of two representation of number zero (0). Generally sign bit is a most significant bit (MSB) of representation.

For example. range of 6 bit Sign-Magnitude form binary number is from  $(2^5-1)$  to  $(2^5-1)$  which is equal from minimum value -31 (i.e., 1 11111) to maximum value +31 (i.e., 011111). And zero (0) has two representation, -0 (i.e., 100000) and +0 (i.e., 0.00000).

2.1.5(b) 1's complement form: Since, 1 's complement of a number is obtained by inverting each bit of given number. So, we represent positive numbers in binary form and negative numbers in 1 's complement form. There is extra bit for sign representation, If value of sign bit is 0, then number is positive and you can directly represent it in simple binary form, but if value of sign bit 1, then number is negative and you have to take 1 "s complement of given binary number. You can get negative number by 1 "s complement of a positive number and positive number by using 1 's complement of a negative number. Therefore, in this representation, zero (0) ean have two representation, thats why 1 's complement form is also ambiguous form.

For example, range of 6 bit 1 's complement form binary number is from  $(2^5 - 1)$  to  $(2^5 - 1)$  which is equal from minimum value -31 (i.e. 100000) to maximum value +31 (i.e., 011111). And zero (0) has two representation, -0 (i.e., 111111) and +0 (i.e., 000000).


**2.1.5(c) 2 's complement form:** Since. 2 : s complement of a number is obtained by inverting each bit of given number plus 1 to least significant bit (LSB). So, we represent positive numbers in binary form and negative numbers in 2 's complement form. There is extra bit for sign representation. If value of sign bit is 0, then number is positive and you can directly represent it in simple binary form, but if value of sign

bit 1 . then number is negative and you have to take 2 's complement of given binary number. You can get negative number by 2 's complement of a positive number and positive number by directly using simple binary representation. If value of most significant bit (MSB) is 1, then take 2 s complement from, else not. Therefore, in this representation, zero (0) has only one (unique) representation which is always positive. The range of 2 's complement form is from  $(2^{(n-1)})$  to  $(2^{(n-1)}-1)$ .

For example, range of 6 bit 2 's complement form binary number is from  $(2^5)$  to  $(2^5-1)$  which is equal from minimum value -32 (i.e., 100000) to maximum value +31 (i.e., 011111). And zero (0) has two representation, -0 (i.e. 111111) and +0 (i.e. 000000)

#### 2.2 SB Circuit

The SB circuit or the adder/subtractor circuit is a circuit that is capable of adding or subtracting numbers. It does adding or subtracting depending on a control signal. When the control signal is 0, it behaves as an adder circuit and when the control signal is 1, it behaves as a subtractor circuit. Given below is a circuit which performs 4-bit addition/subtraction of two 4-bit numbers:



As we can see, when the control signal K is 0, the input to the XOR gates becomes 0 and input bits B's, so the outcome of the XOR gates becomes B's only and hence it performs addition of the bits. However, if the control signal K is 1, the input to the XOR gates becomes 1 and the input bits B's, this however inverts the bits B's thereby providing with a two's-complement to the adder circuit, hence performing subtraction of the bits.

Input 1	Input 2	Output
A	0	A
A	1	A <sup>C</sup>


Figura 3: Truth Table of XOR Gate.

### 3 Restoring Division Algorithm:

In this algorithm, the dividend is store in the register Q and the divisor is stored in the register M. Further one more register, Accumulator (A) is also used in this al-

gorithm. The initial contents of A is the signed extension of Q. For example if the number of bits in dividend is 4 and dividend is positive then A will be  $(0000)_2$  and if dividend is negative, A will be  $(1111)_2$ . Upon completion of this algorithm, Q will get the quotient and A will get the remainder.

A division algorithm provides a quotient and a remainder when we divide two number. They are generally of two type slow algorithm and fast algorithm. Slow division algorithm are restoring, non-restoring, non-performing restoring, SRT algorithm and under fast comes Newton–Raphson and Goldschmidt.




Here, register Q contain quotient and register A contain remainder. Here, n-bit dividend is loaded in Q and divisor is loaded in M. Value of Register is initially kept 0 and this is the register whose value is restored during iteration due to which it is named Restoring.

Steps used to carry out the algorithm:

- 1. The number of steps required is equal to the number of bits in the dividend.
- 2. At each step, left shift A, Q by one position.
- 3. If sign of A and M is the same, then subtract M from A. If however sign of A and M is different, add M to A.
- 4. After the operation, if the sign of A remains the same or A becomes 0, then the step is said to be successful and quotient bit 1 will be added and restoration is not required.

If however, sign of A changes, then the step is said to be unsuccessful and the quotient bit 0 will be added and restoration will be done. since restoration is done when the step is unsuccessful, hence this method is called Restoring Division.

5. Repeat the steps 2 to 4 for every bit of the dividend.



# 4 Examples Demonstrated for the Restoring Division Algorithm

#### Example 1:

Using the first version of the restoring division algorithm, we demonstrate the algorithm by dividing the 4-bit numbers X = 13 and  $Y = 5 (1101_2 \div 0101_2)$ 

**Implementation:** Table 1 shows the contents of the registers in each step of the operation, finally obtaining a quotient of 2 and a remainder of 3.

Table 1 Division example using the first version of the algorithm.

Step	Α	Q	В	Operation	
0	0000 1101	0000	0101 0000	Initialization	
1	1011 1101	0000	0101 0000	A = A - B	
	0000 1101	000 <u>0</u>	0101 0000	$A = A + B$ , Shift left $Q$ , $Q_0 = 0$	
	0000 1101	000 <u>0</u>	0010 1000	Shift right B	
2	<u>1101 1000</u>			A = A - B	
	1110 0101	000 <u>0</u>	0010 1000		
	0000 1101	00 <u>00</u>	0010 1000	$A = A + B$ , Shift left $Q$ , $Q_0 = 0$	
	0000 1101	00 <u>00</u>	0001 0100	Shift right B	
3	<u>1110 1100</u>			A = A - B	
	1111 1001	00 <u>00</u>	0001 0100		
	0000 1101	0 <u>000</u>	0001 0100	$A = A + B$ , Shift left $Q$ , $Q_0 = 0$	
	0000 1101	0 <u>000</u>	0000 1010	Shift right B	
4	<u>1111 0110</u>			A = A - B	
	0000 0011	0 <u>000</u>	0000 1010		
	0000 0011	0011 0001 0000 1010 Shift left		Shift left Q, Q <sub>0</sub> = 1	
	0000 0011	0001	0000 0101	Shift right B	
5	<u>1111 1011</u>			A = A - B	
	1111 1110	0001	0000 0101		
	0000 0011	0010	0000 0101	$A = A + B$ , Shift left $Q$ , $Q_0 = 0$	
	0000 0011	0010	0000 0010	Shift right B	

Shifting the partial remainder to the left instead of shifting the divisor to the right produces the same alignment and simplifies the hardware necessary for the ALU and the divisor register. Both the divisor register and the ALU could have the size reduced to half (n) bits instead of 2n bits).

The second improvement comes from the fact that the first step of the algorithm cannot generate a digit of 1 in the quotient, because, in this case, the quotient would be too large for its register. By switching the order of the operations to shift and then to subtract, one iteration of the algorithm can be removed.

Another observation is that the size of the A register could be reduced to half, and the A and Q registers could be combined, shifting the bits of the quotient into the A

register instead of shifting in zeros as in the preceding algorithm. The A and Q registers are shifted left together. Figure 3 shows the final version of the restoring division algorithm.




Figura 4: Final version of the restoring division algorithm.

The final version of the restoring divider circuit is shown in Figure 4




Figura 5: Final version of the restoring divider circuit.

#### Example 2:

Using the final version of the algorithm, we divide X = 13 by Y = 5

Table 2 shows the contents of the registers in each step of the operation. The remainder is formed in the A register, and the quotient in the Q register.

Table 2. Division example using the final version of the restoring division algorithm.

Step	Α	Q	В	Operation
0	0 0000	1101	0101	Initialization
1	0 0001 1 1011 1 1100 0 0101 0 0001	1010 101 <u>0</u>	0101	Shift left $A_Q$ A = A - B $A = A + B$ , $Q_0 = 0$
2	0 0011 1 1011 1 1110 0 0101 0 0011	01 <u>0</u> 0 01 <u>00</u>	0101	Shift left $A_Q$ A = A - B $A = A + B$ , $Q_0 = 0$
3	0 0110 <u>1 1011</u> 0 0001	1 <u>00</u> 0 1 <u>001</u>	0101	Shift left A_Q A = A - B Q <sub>0</sub> = 1
4	0 0011 1 1011 1 1110 0 0101 0 0011	0010 0010	0101	Shift left $A_Q$ A = A - B $A = A + B$ , $Q_0 = 0$

#### Example 3:

We try to implement the Restoring Division Algorithm on (-7)/(-4).

$$7 = 0111 \ 4 = 0100$$
  
 $-7 = 1001 \ -4 = 1100$ 


Here dividend is -7 which is negative. Hence initially value of A will be  $(1111)_2$ .


	Accumulator	Dividend	Divisor M
	A	Q	
Initial Values	1111	1001	1100
Step 1:			
Left-Shift A,Q	1111	001_	
Sign (A,M) same: A-M	+0100		
Sign A changes: Unsuccessful	0011	0010	
Restore	1111	0010	
Step 2:			
Left-Shift A,Q	1110	010	
Sign (A,M) same: A-M	+0100		
Sign A changes: Unsuccessful	0010	0100	
Restore	1110	0100	
Step 3:			
Left-Shift A,Q	1100	100_	
Sign (A,M) same: A-M	+0100		
Dividend(A,Q) = 0: Successful	0000	1001	
Step 4:			
Left-Shift A,Q	0001	001_	
Sign (A,M) different: A+M	+1100		
Sign A changes: Unsuccessful	1101	0010	
Restore	0001	0010	

Hence, remainder is given by A as 1 and quotient is given by Q as 2 which is true because:

$$-4 \times 2 + 1 = -7$$

## 5 Circuit Diagram







The circuit diagram is verified and simulated using a Verilog program which is attached at the Appendix and the results are simulated in Xilinx PlanAhead 14.7 of which is shown below:


## 6 Appendix


Verilog Program Designed for Simulating the Restoring Division Algorithm in ISE Project Navigator






The input given as dividend +/-7 and divisor +/-3






Output: Simulated Output obtained in ISim



## 7 Restoring Division Algorithm Implementation

1.Restoring Division Algorithm Implemented for Signed Integers Implemented Restoring Division Algorithm Flow Chart



Python program developed for Restoring Division Algorithm on Signed Integers

```
| Main |
```

#### **Output Obtained**

```
mainpy outputt :


1
2 DIVISION ( Taking Dividend = 89 and Divisor = -9 )
3 Quotient = -9 (10111)
4 Remainder = 8 (01000)

5


Enter first number: 89
Enter second number: -9


...Program finished with exit code 0
Press ENTER to exit console.
```

Restoring Division Algorithm Implementation on Unsigned Integers using the flow chart



## Python Program Designed for Implementation of Restoring Division Algorithm on Unsigned Integers







#### **Output Generated**



8 Website Designed for Performing Restoring Division Algorithm on Signed Integers





### 9 Conclusion

Our project describes the Restoring Division Algorithm for Signed Integers along with various numerical examples as well as visual simulations. Though there are many division algorithms available like Digit Recurrence Algorithm, SRT Division. CORDIC Algorithm, but the Restoring Division Algorithm is considered in most processors because of its simplicity and low complexity. The circuit diagram is simple as compared to other division algorithms' circuit diagrams which was simulated using a Verilog program in our project.

#### 10 References:

- 1. Integer Representation and Division Algorithms-Bharat Accharya Lecture Notes
- 2. Computer System Architecture Morris M. Mano
- 3. VHDL Implementation of Restoring Division Algorithm Sukhmeet Kaur, Suman, Manpreet Singh Manna, Rajeev Agarwal.
  - 4. Division Algorithms Wikipedia
  - 5. Restoring Division Algorithm GeeksforGeeks