Verilog HDL: Value Change Dump File

Pravin Zode

Outline


- VCD File use
- System Task for VCD file

Introduction

- Verilog provides two powerful features for simulation and debugging
 - Value Change Dump (VCD): Captures signal transitions for waveform visualization
 - Programming Language Interface (PLI): Allows interaction between Verilog and external programs (C, SystemVerilog, etc.)

VCD (Value Change Dump)

- VCD file is an ASCII file that records simulation
 information, including time, scope, signal definitions, and
 signal value changes
- Used for debugging, analysis, and waveform visualization after a simulation run.
- Helps designers understand signal transitions over time.



System Tasks for VCD Handling

- \$dumpvars(level, module_instance);
 - Dumps all signals in the specified module instance
 - level = 0 dumps all signals, while higher levels control hierarchy depth

\$dumpon;

Starts dumping signal values into the VCD file

\$dumpoff;

Stops the dumping process temporarily

Specifying File

- If no file is specified, the simulator assigns a default name
- The \$dumpfile task sets a custom file name for dumping

Dumping Signal Values in a Module

- \$dumpvars; (without arguments) dumps all signals in the design
- \$dumpvars(level, instance); controls the hierarchy depth

Example: Simple VCD file

```
1
     module simple test;
 2
        reg a, b;
 3
        wire sum;
 4
 5
        assign sum = a ^ b;
 6
        initial begin
           a = 0; b = 1;
 8
           #10 a = 1; b = 0;
 9
           #10 a = 1; b = 1;
10
           #10 a = 0; b = 0;
11
12
           #100 $finish;
13
        end
14
15
        initial begin
           $dumpfile("simple.vcd"); // Set VCD filename
16
17
           $dumpvars; // Dump all signals in the design
18
        end
     endmodule
19
```

Example: Selective Signal Dumping

```
1 ∨ module test module;
        reg clk, reset, enable;
 3
        wire out;
 4
 5
        assign out = clk & enable;
 6
 7
        initial begin
   \vee
 8
           clk = 0; reset = 1; enable = 0;
           #5 reset = 0; enable = 1;
10
           #10 enable = 0;
           #50 $finish;
11
12
        end
13
        always #5 clk = ~clk;
14
15
16 ∨
        initial begin
           $dumpfile("selective.vcd");
17
18
           $dumpvars(0, test_module.clk, test_module.reset); // Dump only clk and reset
19
        end
20
     endmodule
```

Example: Dumping Up to One Level of Hierarchy

```
1 ∨ module sub_module;
        reg x, y;
     endmodule
 4

√ module top;

        reg clk;
 6
 7
         sub_module sm1();
 8
 9
         always #5 clk = \sim clk;
10
11 ∨
        initial begin
12
            $dumpfile("one_level.vcd");
13
            $dumpvars(1, top); // Dump signals only in top, not in submodules
14
         end
     endmodule
15
```

Example: Dumping Signals Up to Two Levels

```
1
     module sub;
 2
        reg x, y;
 3
     endmodule
 4
 5
     module mid;
        sub sm();
 6
     endmodule
 8
 9
     module top;
10
        mid m();
11
12
        initial begin
13
           $dumpfile("two_levels.vcd");
14
           $dumpvars(2, top); // Dump signals in top and mid, but not in sub
15
        end
     endmodule
16
```

Example: Controlling the Dumping Process

```
1
     module counter module;
         reg clk, reset;
 2
 3
         reg [3:0] count;
 4
         always #10 clk = ~clk;
 5
 6
 7
         always @(posedge clk or posedge reset) begin
 8
            if (reset)
               count <= 0;
 9
10
            else
11
               count <= count + 1;</pre>
12
         end
13
         initial begin
14
15
            clk = 0; reset = 1;
           #5 \text{ reset} = 0;
16
17
            #200 $finish;
18
         end
19
         initial begin
20
            $dumpfile("control_dump.vcd");
21
22
            $dumpvars(0, counter module);
            #50 $dumpoff; // Stop dumping at time = 50
23
            #100 $dumpon; // Resume dumping at time = 150
24
25
         end
     endmodule
26
```

Example: Counter (\$dumpon and \$dumpoff)

```
1 ∨ module dump control;
 2
        reg clk, enable;
 3
 4
        always #5 clk = ~clk;
 5
 6
        initial begin
 7
           clk = 0; enable = 1;
 8
           #20 enable = 0;
           #50 enable = 1;
 9
           #200 $finish;
10
11
        end
12
13 V
        initial begin
14
           $dumpfile("dump on off.vcd");
15
           $dumpvars(0, dump control);
           #50 $dumpoff; // Stop dumping at time = 50
16
           #100 $dumpon; // Resume dumping at time = 100
17
18
        end
     endmodule
19
```

Example: Counter (\$dumpon and \$dumpoff)

```
module counter vcd;
 1
 2
        reg clk, reset;
 3
        reg [3:0] count;
 4
        initial begin
           $dumpfile("counter.vcd"); // Specify VCD file name
 5
           $dumpvars(1, counter vcd); // Dump signals at 1 level of hierarchy
 6
 7
           clk = 0; reset = 1;
 8
           #5 reset = 0; // Release reset after 5 time units
 9
10
        end
11
        always #10 clk = ~clk; // Toggle clock every 10 time units
12
        always @(posedge clk or posedge reset) begin
13
           if (reset)
14
              count \leq 0;
15
           else
              count <= count + 1;
16
17
        end
18
        initial begin
           $dumpon; // Start dumping signals
19
20
           #100 $dumpoff; // Stop dumping after 100 time units
           #50 $finish; // End simulation
21
22
        end
     endmodule
23
```

Example: Creating a Checkpoint Using \$dumpall


```
module sub block;
        reg data;
 3
     endmodule
 4
 5
     module main block;
 6
        sub block s1();
        reg clk;
 8
        always #10 clk = ~clk;
 9
10
11
         initial begin
12
            $dumpfile("checkpoint.vcd");
13
            $dumpvars(2, main block);
            #75 $dumpall; // Create a checkpoint at time = 75
14
15
        end
     endmodule
16
```

Example: Multiple Dumpfiles

```
module sub module;
 1
        reg x, y;
 3
     endmodule
 4
 5
     module top;
 6
        reg clk;
 7
        sub module sm1();
 8
 9
        always #10 clk = ~clk;
10
11
        initial begin
12
            $dumpfile("top level.vcd");
           $dumpvars(0, top);
13
14
        end
15
16
        initial begin
17
           $dumpfile("sub level.vcd");
18
            $dumpvars(0, top.sm1); // Dump signals only from sub_module
19
        end
     endmodule
20
```

Summary

Task	Description
\$dumpfile("filename");	Specifies the VCD file name
\$dumpvars;	Dumps all signals in the design
\$dumpvars(level, module_instance);	Dumps signals up to level hierarchy
\$dumpon;	Starts signal dumping
\$dumpoff;	Stops signal dumping
\$dumpall;	Captures the current values of all signals



Thank you!

Happy Learning