

# Verilog HDL: Task and Functions

**Pravin Zode**

# Outline

- Tasks
- Functions
- Syntax
- Difference
- Summary

# Verilog Task

- More flexible than functions
- Can return multiple values using output or inout arguments
- Can contain delays (#), event controls (@), and non-blocking assignments (<=)
- Useful for complex operations that require timing control

# Verilog Functions

- Functions are designed to process inputs and return a single value
- Cannot contain delays (#), event controls (@), or non-blocking assignments (<=)
- Execute in zero simulation time
- Useful for simple calculations.
- Functions: Arithmetic operations like addition, multiplication.
- Tasks: Stimulus generation, waveform printing, complex testbench operations

# Verilog Function Syntax

```
1  // Style 1
2  function <return_type> <function_name> (<port_list>);
3  |  ...
4  |  return <value or expression>
5  |  endfunction
6
7  // Style 2
8  function <return_type> <function_name> ();
9  |  input <port_list>;
10 |  inout <port_list>;
11 |  output <port_list>;
12 |  ...
13 |  return <value or expression>
14 |  endfunction
```

# Function Declaration

There are two ways to declare inputs to a function:

```
function [7:0] sum;  
    input [7:0] a, b;  
    begin  
        sum = a + b;  
    end  
endfunction
```

```
function [7:0] sum (input [7:0] a, b);  
    begin  
        sum = a + b;  
    end  
endfunction
```

# Function Call & Return

Function Return

```
1 | sum = a + b;
```

Function Call

```
1  reg [7:0] result;  
2  reg [7:0] a, b;  
3  
4  initial begin  
5      a = 4;  
6      b = 5;  
7      #10 result = sum (a, b);  
8  end
```

# Verilog Function Syntax

```
1  module function_example;
2
3      function compare(input int a, b);
4          if(a>b)
5              $display("a is greater than b");
6          else if(a<b)
7              $display("a is less than b");
8          else
9              $display("a is equal to b");
10         return 1; // Not mandatory to write
11     endfunction
12
13     initial begin
14         compare(10,10);
15         compare(5, 9);
16         compare(9, 5);
17     end
18 endmodule
```

## Output

```
a is equal to b
a is less than b
a is greater than b
```



# Verilog Task Syntax

```
1  // Style 1
2  task [name];
3      input  [port_list];
4      inout  [port_list];
5      output [port_list];
6  begin
7      [statements]
8  end
9  endtask
10
11 // Style 2
12 task [name] (input [port_list], inout [port_list], output [port_list]);
13 begin
14     [statements]
15 end
16 endtask
17
18 // Empty port list
19 task [name] ();
20 begin
21     [statements]
22 end
23 endtask
--
```

# Example : Verilog Task

```
1  module task_example;
2
3  task compare(input int a, b, output done);
4      if(a>b)
5          $display("a is greater than b");
6      else if(a<b)
7          $display("a is less than b");
8      else
9          $display("a is equal to b");
10
11     #10;
12     done = 1;
13 endtask
14
15 initial begin
16     bit done;
17     compare(10,10, done);
18     if(done) $display("comparison completed at time = %0t", $time);
19     compare(5,9, done);
20     if(done) $display("comparison completed at time = %0t", $time);
21     compare(9,5, done);
22     if(done) $display("comparison completed at time = %0t", $time);
23 end
24 endmodule
```

## Output

```
a is equal to b
comparison completed at time = 10
a is less than b
comparison completed at time = 20
a is greater than b
comparison completed at time = 30
```

# Difference Functions and Task

Function	Task
Function can enable another function but not another task	A task can enable other tasks and functions
Function always execute in 0 simulation time	Task may execute in non-zero simulation time
Functions must not contain any delay, event or timing control statements	Tasks may contain delay event or timing control statements
Functions must have atleast one input argument	Tasks may have zero or more arguments
Functions always return single value	Task do not return with a value
Functions cannot have output or inout arguments	Task can pass multiple values through output and inout arguments

# Summary

## Tasks

- Can have input, output, and inout arguments
- Can include delays, event controls, and timing constructs
- Used for complex operations or multi-step procedures
- Invoked like a procedure call: `my_task(a, b);`

## Functions

- Only have input arguments.
- Cannot contain delays or event controls.
- Must execute in one simulation time unit.
- Return a single value: `result = my_function(x);`



**Thank you !**

**Happy Learning**