

Verilog HDL: Examples : Sequential Circuits

Pravin Zode

Outline

- D-Latch and D-FF

D-Latch & D-FF

```
1  module latch (D, clk, Q);
2  input D, clk;
3  output reg Q;
4  always @(D, clk)
5  if (clk)
6  |   Q = D;
7  endmodule
```

D-Latch

```
1  module flipflop (D, Clock, Q);
2  input D, Clock;
3  output reg Q;
4  always @(posedge Clock)
5  |   Q <= D;
6  endmodule
```

D-FlipFlop

D-Latch & D-FF

```
1  module latch (D, clk, Q);
2  input D, clk;
3  output reg Q;
4  always @(D, clk)
5  if (clk)
6  |   Q = D;
7  endmodule
```

D-Latch

```
1  module flipflop (D, Clock, Q);
2  input D, Clock;
3  output reg Q;
4  always @(posedge Clock)
5  |   Q <= D;
6  endmodule
```

D-FlipFlop

Flip-Flop Synchronous & Asynchronous Reset

```
1  module flipflop_ar (D, Clock, Resetn, Q);
2  input D, Clock, Resetn;
3  output reg Q;
4  always @(posedge Clock, negedge Resetn)
5  if (Resetn == 0)
6  |   Q <= 0;
7  else
8  |   Q <= D;
9  endmodule
```

D flip-flop with
synchronous reset

D flip-flop with
asynchronous reset

```
1  module flipflop_sr (D, Clock, Resetn, Q);
2  input D, Clock, Resetn;
3  output reg Q;
4  always @(posedge Clock)
5  ✓ if (Resetn == 0)
6  |   Q <= 0;
7  ✓ else
8  |   Q <= D;
9  endmodule
```

Shift Register

```
1  module shift3 (w, Clock, Q);
2  input w, Clock;
3  output reg [1:3] Q;
4  always @(posedge Clock)
5  begin
6      Q[3] <= w;
7      Q[2] <= Q[3];
8      Q[1] <= Q[2];
9  end
10 endmodule
```

Three-bit shift register

```
1  module shift3 (w, Clock, Q);
2  input w, Clock;
3  output reg [1:3] Q;
4  always @(posedge Clock)
5  begin
6      Q[3] = w;
7      Q[2] = Q[3];
8      Q[1] = Q[2];
9  end
10 endmodule
```

**Wrong code for a
three-bit shift register**

Shift Register

```
1  module shiftreg_4bit (clock, clear, A, E);
2  input clock, clear, A;
3  output reg E;
4  reg B, C, D;
5  always @(posedge clock or negedge clear)
6  begin
7  if (!clear)
8  begin
9  |   B<=0; C<=0; D<=0; E<=0;
10 end
11 else
12 begin
13 |   E <= D;
14 |   D <= C;
15 |   C <= B;
16 |   B <= A;
17 end
18 end
19 endmodule
```

```
1  module shiftreg_4bit_tb;
2  reg clk, clr, in; wire out; integer i;
3  shiftreg_4bit SR (clk, clr, in, out);
4  initial
5  begin clk = 1'b0; #2 clr = 0; #5 clr = 1;
6  end
7  always #5 clk = ~clk;
8  initial begin #2;
9  repeat (2)
10 begin #10 in=0; #10 in=0; #10 in=1; #10 in=1;
11 end
12 end
13 initial
14 begin
15 $dumpfile ("shifter.vcd");
16 $dumpvars (0, shift_test);
17 #200 $finish;
18 end
19 endmodule
```

Counter

```
1  module counter (clear, clock, count);
2  parameter N = 7;
3  input clear, clock;
4  output reg [0:N] count;
5  always @(negedge clock)
6  if (clear)
7  |   count <= 0;
8  else
9  |   count <= count + 1;
10 endmodule

1  module test_counter;
2  reg clk, clr;
3  wire [7:0] out;
4  counter CNT (clr, clk, out);
5  initial clk = 1'b0;
6  always #5 clk = ~clk;
7  initial
8  begin
9  clr = 1'b1;
10 #15 clr = 1'b0;
11 #200 clr = 1'b1;
12 #10 $finish;
13 end
14 initial
15 begin
16 $dumpfile ("counter.vcd");
17 $dumpvars (0, test_counter);
18 $monitor ($time, " Count: %d", out);
19 end
20 endmodule
```


Clock Divider

```
1  module ledblink(clk,led);
2  input clk; output led; reg led;
3
4  reg[23:0] cnt;
5
6  always @(posedge clk)
7  begin
8      cnt<= cnt + 1'b1;
9      led<=cnt[23];
10 end
11 endmodule
```

<https://www.fpga4fun.com/Opto.html>

<https://eecs.blog/max-ii-cpld-basic-getting-started-tutorial/>



Thank you !

Happy Learning