Verilog HDL: Procedural Assignments

Pravin Zode

Outline

- Procedural Assignments
 - Initial
 - Always
- Blocking / Non-Blocking statements
- Wait statement
- Flow control

Modeling Styles

Two different styles of description:

1. Data Flow

Continuous assignment

2. Behavioral

Procedural assignment

- Blocking
- Non-blocking

Using assignment statements

Using procedural statements similar to a program in high-level language

Introduction

- Procedural assignment models signal assignments based on an event (e.g., signal transition)
- Usage in Sequential Logic:
 - Used in flip-flops and finite state machines.
 - Assignments trigger on clock edges (e.g., always @(posedge clk)).
 - Can only drive variable data types (reg, integer, real, time).
- Usage in Combinational Logic:
 - Triggers assignments when any input changes.
 - Even though wires cannot be assigned, synthesizers recognize combinational logic.

Introduction

- Assignments execute sequentially in the order they are listed.
- Support for Programming Constructs :
 - if-else decisions.
 - case statements for multi-way branching.
 - loops (for, while, repeat, forever) for iterative execution
- Models sequential and combinational logic.
- Supports behavioral programming for testbenches

Procedural Blocks

- Procedural Assignments must be enclosed in procedural blocks (Sequential Statements)
- Verilog has two types of procedural blocks, initial and always
- Supports behavioral programming for testbenches

Initial Block

- All statements inside an initial block execute only once at simulation time 0
- After execution, the block does not run again
- If there are multiple initial blocks, all start concurrently at time 0
- Each block executes independently and finishes execution separately
- Multiple statements inside an initial block must be enclosed within begin ... End
- If there is only one statement, begin ... end is not required.

Example: Initial Block

```
module stimulus;
reg x,y, a,b, m;
initial
    m = 1'b0; //single statement; does not need to be group
initial
begin
    #5 a = 1'b1; //multiple statements; need to be grouped
   #25 b = 1'b0;
end
initial
begin
    #10 x = 1'b0;
    #25 v = 1'b1;
end
initial
    #50 $finish;
endmodule
```

8

always Block

- An always block executes repeatedly whenever its sensitivity condition is met
- Used for modeling sequential and combinational logic
- Sensitivity List: The always block is triggered by changes in signals listed in @(...).
- Example: always @(posedge clk) triggers on rising edge of clk
- Multiple always Blocks: Each executes independently and concurrently.
- Useful for modeling multiple independent processes.

always @ event Expression

- The event expression specifies the event that is required to resume execution of the procedural block.
- The event can be any one of the following:
 - Change of a signal value.
 - Positive or negative edge occurring on signal (posedge or negedge) @ (posedge)
 - List of above-mentioned events, separated by "or" or comma @ (a or b or c), @(a,b,c)
 - Any variable @ (*)

always Block

Concurrent always Block: Triggered by any input change

```
1  always @(*) // Implicit sensitivity list
2  begin
3  | out = a & b; // AND gate
4  end

1  module xor3 (input a, b, c, output y);
2  reg y;
3  always @(a, b, c)
4  y = a ^ b ^ c;
5  endmodule
```

always Block

Majority Circuit

```
1  module maj3 (input a, b, c, output reg y);
2  always @(a, b, c)
3  begin
4  y = (a & b) | (b &c) | (a & c);
5  end
6  endmodule
```

Sequential always Block: Triggered by clock edges

Example: Generating clock

```
module generating_clock;
1
2
    output reg clk;
    initial
3
        clk = 1'b0; // initialized to 0 at time 0
4
5
    always
        #5 clk = ~clk; // Toggle after time 5 units
6
7
    initial
    #500 $finish;
8
    endmodule
9
```

Assignment in Verilog

- Assignments in Verilog are categorized into:
 - Blocking (=) Assignments
 - Non-Blocking (<=) Assignments</p>
- Blocking assignments execute sequentially
- Non-blocking assignments execute concurrently.

Blocking Assignment (=)

- Execute in order (step-by-step execution)
- Used in combinational logic
- Can cause race conditions in sequential circuits.

c gets the updated value of a from the first assignment

Non-Blocking Assignment (<=)

- Execute concurrently (all updates happen at the end of the time step)
- Used in sequential logic
- Prevents race conditions in flip-flops and registers.

c does not get the updated a immediately.

Example


```
1  module add_1bit (input a, b, ci, output s, co);
2  reg s, co;
3  always @(a, b, ci) begin
4  s = #5 a ^ b ^ ci;
5  co = #3 (a & b) | (b & ci) | (a & ci);
6  end
7  endmodule
```

The carry-out (co) is computed before s, but s depends on co. incorrect behavior in simulations where the ordering matters

both updates are scheduled at the same time, this prevents race conditions

Example: Blocking Assignments


Resulting Circuit



Both statement 1 and statement 2 are treated as separate circuits that execute concurrently when using blocking assignments.

Example: Non-Blocking Assignments

Resulting Circuit



Notice that the value of B in statement 2 is not immediately updated with the assignment made in statement 1 due to the nature of non-blocking assignments.

Example: Identical Behavior


```
module BlockingEx2
  (output reg Y, Z,
   input wire A, B, C);

always @ (A, B, C)
  begin
   Y = A & B; // statement 1
   Z = B | C; // statement 2
  end
endmodule
```

```
module NonBlockingEx2
  (output reg Y, Z,
   input wire A, B, C);

always @ (A, B, C)
  begin
   Y <= A & B; // statement 1
   Z <= B | C; // statement 2
  end
endmodule</pre>
```

Resulting Circuit



Both modeling approaches yield the same result because there are no signal interdependences between the statements.

Best Practices for Assignments

- Use = for combinational logic inside always @(*)
- Use <= for sequential logic inside always @(posedge clk)
- Avoid mixing = and <= in the same block
- Follow proper coding guidelines to prevent timing mismatches

Feature	Blocking (=)	Non-Blocking (<=)	
Execution Order	Sequential	Concurrent	
Usage	Combinational Logic	Sequential Logic	
Timing	Immediate Update	Update at End of Cycle	
Data Dependency	Affects Next Statement Immediately	Old Value Used	

Wait statement

- The wait statement pauses execution until a specified condition becomes true
- Used in behavioral modeling for synchronization

```
wait (condition);

wait (ready == 1);

data_out = data_in;
```

Example: Wait statement

The process waits until signal is high before setting flag to 1

Flow Control

- Conditional statements alter the flow within a behavior based on certain conditions
- The choice among alternative statements depends on the Boolean value of an expression
- Alternative statements can be:
 - A single statement
 - A block of statements enclosed by begin ... End
- Keywords: if, else, case

Example: if....else statement

Multiplexer

```
module mux2_1 (input i0, i1, s, output reg y);
always @(i0, i1, s) begin

if (s==1'b0)

y = i0;
else

y = i1;
end
endmodule
```

Adder_Subtractor


```
module add_sub_4bit (input [3:0] a, b, input ci, m,
output reg [3:0] s, output reg co );
always @(a, b, ci, m)

if ( m )

co, s } = a + b + ci;
else

co, s } = a - b - ci;
endmodule
```

Example: if....else statement



when modeling combinational logic using procedural assignment, all inputs to the circuit must be listed in the sensitivity list and blocking assignments are used

Example: DFF if....else statement

```
// D flip-flop with synchronous set and reset
     module dff (q, qbar, d, set, reset, clk);
2
     input d, set, reset, clk;
3
4
     output reg q; output qbar;
5
     assign qbar = ~q;
6
     always @ (posedge clk)
7
     begin
         if (reset == 0) q <= 0;
8
     else if (set == 0) q <= 1;
10
         else q <= d;
11
     end
12
     endmodule
```

Example: DFF if....else statement

```
1
     // D flip-flop with asynchronous set and reset
     module dff (q, qbar, d, set, reset, clk);
 2
     input d, set, reset, clk;
 4
     output reg q; output qbar;
 5
     assign qbar = \sim q;
 6
     always @ (posedge clk or negedge set or negedge reset)
     begin
7
8 \rightarrow if (reset == 0)
 9
      q <= 0;
10 \times else if (set == 0)
11
      q <= 1;
12 \vee else
13
     q <= d;
14 end
15 endmodule
```

Example: Counter

```
module counter (clear, clock, count);
  parameter N = 7;
  input clear, clock;
  output reg [0:N] count;


always @(negedge clock)
  if (clear)
     count <= 0;
  else
     count <= count + 1;
endmodule</pre>
```

```
module test counter;
  reg clk, clr;
  wire [7:0] out;
  counter CNT (clr, clk, out);
 initial clk = 1'b0;
  always #5 clk = ~clk;
  initial
   begin
      clr = 1'b1;
      #15 clr = 1'b0;
      #200 clr = 1'b1;
      #10 $finish;
    end
  initial
   begin
      $dumpfile ("counter.vcd");
      $dumpvars (0, test counter);
      $monitor ($time, " Count: %d", out);
   end
endmodule
```

Case statement

- The case statement is used for selecting between multiple values efficiently.
- It can only be used inside a procedural block (always or initial).
- The statement starts with the case keyword, followed by an expression in parentheses.
- Each case branch consists of an input condition followed by an assignment.
- Multiple input conditions with the same assignment can be comma-separated.
- The default keyword is used for cases not explicitly listed.
- The statement is closed with the endcase keyword.


Case statement



```
module SystemX
  (output reg F,
   input wire A, B, C);
  always @ (A, B, C)
    begin
      case ( {A,B,C}
         3'b000
                 : F = 1'b1;
         3'b001
                 : F = 1'b0:
         3'b010
                 : F = 1'b1:
         3'b011 : F = 1'b0:
         3'b100 : F = 1'b0;
         3'b101 :
                  F = 1'b0;
                   F = 1'b1;
         3'b110
         3'b111 : F = 1'b0;
         default : F = 1'bX;
      endcase
    end
endmodule
```

Case statement

Alternate approach



```
case ( {A,B,C} )
    3'b000 : F = 1'b1;
    3'b010 : F = 1'b1;
    3'b110 : F = 1'b1;
    default : F = 1'b0;
endcase
```

```
case ( {A,B,C} )
    3'b000, 3'b010, 3'b111 : F = 1'b1;
    default : F = 1'b0;
endcase
```

Example: case statement

```
module mux_4to1(input [1:0] sel, input [7:0] in0, in1, in2, in3, output reg [7:0] out);
 1
 2
       always @(*) begin
         case (sel)
 4
           2'b00: out = in0;
           2'b01: out = in1;
           2'b10: out = in2;
 6
 7
           2'b11: out = in3;
 8
           default: out = 8'b000000000;
 9
         endcase
       end
10
     endmodule
11
```

CaseZ statement

- Allows? and Z to represent don't care conditions in case comparisons.
- Useful for handling high-impedance (Z) states and simplifying logic.

CaseZ statement

```
1
     module alu casez(
 2
       input [3:0] opcode, // 4-bit operation code
       input [7:0] a, // First 8-bit operand
 3
       input [7:0] b, // Second 8-bit operand
 4
 5
       output reg [7:0] result // 8-bit result
 6
 7
       // Combinational logic block using casez
       always @(*) begin
 8
         casez(opcode)
 9
10
           // If opcode is 4'b0000 or 4'b0001 (last bit don't care) -> Addition
           4'b000?: result = a + b;
11
12
13
           // If opcode is 4'b0010 or 4'b0011 -> Subtraction
14
           4'b001?: result = a - b;
15
           // If opcode is 4'b0100 or 4'b0101 -> Bitwise AND
16
17
           4'b010?: result = a & b;
18
           // If opcode is 4'b0110 or 4'b0111 -> Bitwise OR
19
           4'b011?: result = a | b;
20
21
22
           // Default case when no other conditions match
23
           default: result = 8'b000000000;
         endcase
24
25
       end
26
     endmodule
```

CaseX statement

- Extends casez by also treating X as a don't care condition.
- Useful for optimizing hardware but should be used cautiously.

Example: CaseX statement


```
module simple_casex(
       input [2:0] in, // 3-bit input
       output reg out // 1-bit output
 4
5
       // Combinational logic using casex
       always @(*) begin
        casex(in)
           3'b1XX: out = 1; // If the input starts with '1' (others are don't care), set output to 1
           default: out = 0; // Otherwise, set output to 0
10
         endcase
11
12
       end
13
14
     endmodule
```

Comparison Case, CaseZ and CaseX

Feature	case	casez	casex
Exact Match Required	✓	×	×
Supports Z as Don't Care	×	✓	✓
Supports X as Don't Care	×	×	✓
Risk of Unintended Logic	Low	Medium	High

Summary

- Conditional statements are essential for decision-making in Verilog
- if-else is simple but can lead to deep nesting
- Case is preferred for multiple condition checks
- Proper structuring enhances readability and efficiency.



Thank you!

Happy Learning