Verilog HDL:

**Examples: Sequential Circuits** 

**Pravin Zode** 

# Outline

D-Latch and D-FF

## D-Latch & D-FF

```
module latch (D, clk, Q);
1
                                         module flipflop (D, Clock, Q);
     input D, clk;
                                         input D, Clock;
3
    output reg Q;
                                    3
                                         output reg Q;
     always @(D, clk)
4
                                         always @(posedge Clock)
                                    4
5
     if (clk)
                                    5
                                             Q \leftarrow D;
6
         Q = D;
                                         endmodule
                                    6
    endmodule
```

D-Latch D-FlipFlop

## D-Latch & D-FF

```
module latch (D, clk, Q);
1
                                         module flipflop (D, Clock, Q);
    input D, clk;
                                         input D, Clock;
3
    output reg Q;
                                    3
                                         output reg Q;
     always @(D, clk)
4
                                         always @(posedge Clock)
                                    4
5
     if (clk)
                                    5
                                             Q \leftarrow D;
6
         Q = D;
                                         endmodule
                                    6
    endmodule
```

D-Latch D-FlipFlop

## Flip-Flop Sychronous & Asynchronous Reset

```
module flipflop_ar (D, Clock, Resetn, Q);
1
    input D, Clock, Resetn;
    output reg Q;
    always @(posedge Clock, negedge Resetn)
5
    if (Resetn == 0)
6
        Q <= 0;
7
    else
                                                           D flip-flop with
8
        Q \leq D;
                                                           synchronous reset
    endmodule
9
                                      module flipflop_sr (D, Clock, Resetn, Q);
D flip-flop with
                                      input D, Clock, Resetn;
                                  3 output reg Q;
asynchronous reset
                                  4 always @(posedge Clock)
                                  5 \vee if (Resetn == 0)
                                  6
                                          Q <= 0;
                                  7 \sim else
                                  8
                                          0 <= D:
```

9 endmodule

# Shift Register

```
module shift3 (w, Clock, Q);
      module shift3 (w, Clock, Q);
                                           1
1
                                                input w, Clock;
      input w, Clock;
                                           2
                                                output reg [1:3] Q;
                                           3
     output reg [1:3] Q;
                                                always @(posedge Clock)
                                           4
      always @(posedge Clock)
                                                begin
                                           5
      begin
                                           6
                                                    Q[3] = w;
6
          Q[3] \leftarrow w;
                                                    Q[2] = Q[3];
                                           7
          Q[2] \leftarrow Q[3];
                                                    Q[1] = Q[2];
                                           8
          Q[1] \leftarrow Q[2];
8
                                           9
                                                end
9
      end
                                          10
                                                endmodule
      endmodule
10
```

Three-bit shift register

Wrong code for a three-bit shift register

## Shift Register

endmodule

19

```
module shiftreg_4bit (clock, clear, A, E);
 1
                                                          module shiftreg 4bit tb;
                                                      1
      input clock, clear, A;
 2
                                                          reg clk, clr, in; wire out; integer i;
     output reg E;
                                                          shiftreg_4bit SR (clk, clr, in, out);
     reg B, C, D;
                                                          initial
      always @(posedge clock or negedge clear)
                                                          begin clk = 1'b0; #2 clr = 0; #5 clr = 1;
 6
     begin
                                                      6
                                                          end
      if (!clear)
                                                          always #5 clk = ~clk;
 8
      begin
                                                          initial begin #2;
                                                      8
          B<=0; C<=0; D<=0; E<=0;
                                                          repeat (2)
                                                      9
     end
                                                          begin #10 in=0; #10 in=0; #10 in=1; #10 in=1;
10
                                                     10
                                                          end
      else
                                                     11
11
                                                          end
                                                     12
      begin
12
                                                     13
                                                          initial
13
          E <= D;
                                                          begin
                                                     14
14
          D <= C;
                                                     15
                                                          $dumpfile ("shifter.vcd");
15
          C \leq B;
                                                          $dumpvars (0, shift test);
                                                     16
16
          B \leq A;
                                                     17
                                                          #200 $finish;
17
      end
                                                          end
                                                     18
18
      end
                                                     19
                                                          endmodule
```


#### Counter

```
module test_counter;
                                           1
                                           2
                                                reg clk, clr;
                                                wire [7:0] out;
                                           3
                                                counter CNT (clr, clk, out);
                                           4
                                                initial clk = 1'b0;
     module counter (clear, clock, count);
                                           5
1
2
     parameter N = 7;
                                                always #5 clk = ~clk;
                                           6
     input clear, clock;
3
                                                initial
4
     output reg [0:N] count;
                                           8
                                                begin
     always @(negedge clock)
5
                                           9
                                                clr = 1'b1;
6
     if (clear)
                                                #15 clr = 1'b0;
                                          10
7
         count <= 0;
                                          11
                                               #200 clr = 1'b1;
8
     else
                                                #10 $finish;
                                          12
9
         count <= count + 1;
                                          13
                                                end
     endmodule
10
                                          14
                                                initial
                                                begin
                                          15
                                          16
                                                $dumpfile ("counter.vcd");
                                          17
                                                $dumpvars (0, test_counter);
                                          18
                                                $monitor ($time, " Count: %d", out);
                                                end
                                          19
                                                endmodule
                                          20
```

#### Clock Divider

```
1
     module ledblink(clk,led);
 2
      input clk; output led; reg led;
 3
 4
     reg[23:0] cnt;
 5
 6
      always @(posedge clk)
     begin
 8
          cnt <= cnt + 1'b1;
 9
          led<=cnt[23];</pre>
10
     end
     endmodule
11
```

https://www.fpga4fun.com/Opto.html https://eecs.blog/max-ii-cpld-basic-getting-started-tutorial/



Thank you!

**Happy Learning**