# Verilog HDL: Compiler Directives

**Pravin Zode** 

## Outline

- define and undef
- Conditional Compilation (ifdef, ifndef, else, endif)
- File Inclusion (include)
- Compilation Control (timescale)
- Other Directives (resetall, line)

## Introduction

- Compiler directives control how the Verilog compiler interprets and compiles the code
- They do not synthesize into hardware; they help in debugging, simulation, and configuration
- Typically prefixed with \*\*(backtick)\*\* (e.g.,define, `ifdef)
- Key Benefits:
  - Improves code readability and modularity
  - Helps in simulation control and conditional compilation
  - Reduces redundant code and eases debugging

# Macro Definition (define)

## define - Defining Macros

- Used to create text-based macros
- Helps in defining constants and reusable expressions

```
`define PI 3.14159
`define WIDTH 8

1    `define ADD_OP 4'b0000
2    always @(*) begin
3    | if (opcode == `ADD_OP)
4     result = a + b;
5    end
```

# Macro Definition (undef)

## undef - Removing Macros

- Removes a previously defined macro
- Syntax: undef MACRO\_NAME`

```
`undef CLK_PERIOD
```

```
`undef ADD OP
```

# **Conditional Compilation**

- Enables debugging modes, feature toggling, and configurable code sections
- Allows different sections of code to be compiled based on macro definitions

#### Directives:

- ifdef Checks if a macro is defined
- ifndef Checks if a macro is not defined
- else Provides an alternative block of code
- > endif Ends the conditional directive.

# Example: ifdef

## Example: ifndef

```
1 ∨ `ifndef MODE
     `define MODE 1
   `endif
 4
5 ∨ module test;
     initial begin
       `ifndef MODE
        $display("MODE is not defined");
8
        `else
          $display("MODE is defined with value: %d", `MODE);
10
11
         `endif
12
     end
    endmodule
13
```

# File Inclusion (include)

- Used to include external files into the current Verilog file
- Helps in modularizing code and reusing definitions across multiple files
- Syntax: `include "filename.v"

## Example: File Inclusion (include)

```
// config.v - Configuration file
     `define DATA WIDTH 8
     `define ENABLE FEATURE
     `timescale 1ns/1ps
 1
     `include "config.v"
 2
 3
 4
     module main;
 5
       reg [`DATA WIDTH-1:0] data; // Using the macro for width
 6
       initial begin
 7
 8
         data = 8'b10101010;
 9
         `ifdef ENABLE FEATURE
10
           $display("Feature is enabled. Data: %b", data);
11
          `else
12
           $display("Feature is disabled.");
13
          `endif
14
15
16
         #10 $finish;
17
       end
     endmodule
18
```

## Resetall directive

Resets all compiler directive settings to default

```
1    `timescale 1ns/1ps
2    `define WIDTH 8
3    module example_resetall;
4    reg [`WIDTH-1:0] data;
5    initial begin
6    data = 8'hFF;
7    #10;
8     `resetall // Resets all compiler directives
9    end
10    endmodule
```

### line directive

- Controls line number information in error messages
- Example: `line 100 "source.v"

# Summary

- define\*\* and \*\*undef create and remove macros
- Conditional Compilation (ifdef, ifndef, else, endif) allows feature toggling
- include enables modular programming
- timescale defines simulation time control
- Other directives (resetall, line) help in fine-tuning the compilation process.



Thank you!

**Happy Learning**