
AMBA: [Advance Microcontroller Bis Architective] · APB: [Advance Pexipheral Bus] · Simple, Low pover · Light-weight · Cormonly isd for for bandwidth peripherials I liter · VART, Time &, GAPIO odes · APB interfice is not pipelied, synchronos. - 2 cycles required for one transfex-DMA External Merony APH


· Signals associated with APB interface:
PCLK - OF some
PRESETY - Active Low roser
PADOR - Address bus (M2-32 bits) [From M 33)
• PPROT - Protection type 1 0 5 5 7 - (magnesod Slave select M>5]
Dragge Emples a transfer
· PWRITE - Direction of the date _ 07 feed
· PWDATA - Write Dete Bis [8,16 ox 32 bits] [M=55] · PSTAB - Stroke signal = Indicates whether the bridge can transfer date to particular bythe
PSTPB - Strake signal > Indicates whether the bridge can Fach bit for low or not byte of dak [32-bit > 4 Strake signal bits]
· PREADY - Output signal (Status - Ready for fourstay) [S>M]
PROATT - Output date (Read dek bs) [S>M]
PSLVERR - Optil sign - Exxx signal [5 > M]
· PWAKEUP - Indicates any activity associated with APB interfer.
PAVSER - User Attrible eight. PBUSER -
The way of the work of

· Transfer in APB Indonke: 1) Creck Readwrite Bride - Intaker 2) Then de address · Write Transles; 3) From it, get te. Slave number. · Idle phase (Psel=0) · Sety Plase (Psel=) => PADDR PADOR

PWRITE [Mut be valid] LITT PSEL is X & Z => PSLVERF = 1 · Access phase (PENABLE=) Pend for transition from setup & Access place. of data from bridge to intextere. Write Transfer with WAIT Stafe 13 Some as the earlier place. 1) Oceans when PENABLE = 1 A PREADY=0 in the access phase, It wants till PREADY=1, ten de deta is transferred. · Find Translay with Nowall ; - Some idle phase, 5 PSELECT =1 1 Lo PWRMED = O CRend transfer [From APB to] o Acces phase [PENNETE = 1 , if not wait] LIPPORTA will be be ought







· VART

