An Industry Oriented Mini Project Report On

A VLSI IMPLEMENTATION OF TRAIN COLLISION AVOIDANCE SYSTEM USING VERILOG HDL

Submitted in partial fulfillment of the requirement for the award of degree of

BACHELOR OF TECHNOLOGY

IN ELECTRONICS AND COMMUNICATION ENGINEERING

SUBMITTED BY

JONNADA ABHISHAY RAJU

218R1A0488

K GOPI KRISHNA

218R1A0489

KAMBHAMPATI VISHNU

218R1A0490

KANDALOJU PRASHANTH KUMAR

218R1A0491

Under the Esteemed Guidance of

Mrs. M. Prathima

Assistant Professor, ECE Department



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

CMR ENGINEERING COLLEGE

UGC AUTONOMOUS

(Approved by AICTE, Affiliated to JNTU Hyderabad, Accredited by NBA & NAAC) Kandlakoya (V), Medchal (M), Telangana – 501401

(2024-2025)

CMR ENGINEERING COLLEGE

UGC AUTONOMOUS

(Approved by AICTE, Affiliated to JNTU Hyderabad, Accredited by NBA & NAAC) Kandlakoya (V), Medchal (M), Telangana – 501401

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING



CERTIFICATE

This is to certify that the Industry oriented Mini Project work entitled "A VLSI IMPLEMENTATION OF TRAIN COLLISION AVOIDANCE SYSTEM USING VERILOG HDL" is being submitted by J.ABHISHAY RAJU bearing Roll No:218R1A0488, K.GOPI KRISHNA bearing Roll No:218R1A0489, K.VISHNU bearing Roll No:218R1A0490, K.PRASHANTH KUMAR bearing Roll No:218R1A0491 in B-Tech IV-I semester, Electronics and Communication Engineering is a record bonafide work carried out by then during the academic year 2024-25. The results embodied in this report have not been submitted to any other University for the award of any degree.

INTERNAL GUIDE:

HEAD OF THE DEPARTMENT:

Mrs. M. PRATHIMA Assistant Professor Dr. SUMAN MISHRA Professor

EXTERNAL EXAMINER

ACKNOWLEDGEMENTS

We sincerely thank the management of our college **CMR Engineering College** for providing required facilities during our project work.

We derive great pleasure in expressing our sincere gratitude to our Principal

Dr. A. S. Reddy for his timely suggestions, which helped us to complete the project work successfully.

It is the very auspicious moment we would like to express our gratitude to

Dr. SUMAN MISHRA, Head of the Department, ECE for his consistent encouragement during the progress of this project.

We take it as a privilege to thank our project coordinator

Mr. K. SUBRAMANYA CHARI, Assistant Professor, Department of ECE for the ideas that led to complete the project work and we also thank him for his continuous guidance, support and unfailing patience, throughout the course of this work.

We sincerely thank our project internal guide **Mrs. M. PRATHIMA**, Assistant Professor of ECE for guidance and encouragement in carrying out this project work.

DECLARATION

We hereby declare that the project work entitled "A VLSI IMPLEMENTATION OF TRAIN COLLISION AVOIDANCE SYSTEM USING VERILOG HDL" is the work done by us in campus at CMR ENGINEERING COLLEGE, Kandlakoya during the academic year 2024-2025 and is submitted as Industry Oriented Mini project in partial fulfillment of the requirements for the award of degree of BACHELOR OF TECHNOLOGY in ELECTRONICS AND COMMUNICATION ENGINEERING FROM JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY, HYDERABAD.

JONNADA ABHISHAY RAJU

218R1A0488

K. GOPI KRISHNA

218R1A0489

KAMBHAMPATI VISHNU

218R1A0490

KANDALOJU PRASHANTH KUMAR

218R1A0491

CONTENTS

CHAPTER-1 4 INTRODUCTION TO VLSI 4 1.1 VLSI TECHNOLOGY 4 1.2 WHY VLSI? 7 1.3 STRUCTURED DESIGN 11 1.4 APPLICATIONS OF VLSI 12 1.5 ASIC 13 1.6 ASIC DESIGN FLOW 14 CHAPTER-2 29 INTRODUCTION 29 CHAPTER-3 31 EXISTING ARCHITECTURE 31 CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1.1 DATA STREAM 46 6.1.2 BEHAVIORAL 46
1.1 VLSI TECHNOLOGY 4 1.2 WHY VLSI? 7 1.3 STRUCTURED DESIGN 11 1.4 APPLICATIONS OF VLSI 12 1.5 ASIC 13 1.6 ASIC DESIGN FLOW 14 CHAPTER-2 INTRODUCTION 29 CHAPTER-3 31 EXISTING ARCHITECTURE 31 CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
1.2 WHY VLSI? 7 1.3 STRUCTURED DESIGN 11 1.4 APPLICATIONS OF VLSI 12 1.5 ASIC 13 1.6 ASIC DESIGN FLOW 14 CHAPTER-2 29 INTRODUCTION 29 CHAPTER-3 31 EXISTING ARCHITECTURE 31 CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
1.3 STRUCTURED DESIGN 11 1.4 APPLICATIONS OF VLSI 12 1.5 ASIC 13 1.6 ASIC DESIGN FLOW 14 CHAPTER-2 INTRODUCTION 29 CHAPTER-3 31 EXISTING ARCHITECTURE 31 CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
1.4 APPLICATIONS OF VLSI 12 1.5 ASIC 13 1.6 ASIC DESIGN FLOW 14 CHAPTER-2 29 INTRODUCTION 29 CHAPTER-3 31 EXISTING ARCHITECTURE 31 CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
1.5 ASIC 13 1.6 ASIC DESIGN FLOW 14 CHAPTER-2 29 INTRODUCTION 29 CHAPTER-3 31 EXISTING ARCHITECTURE 31 CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
1.6 ASIC DESIGN FLOW 14 CHAPTER-2 29 INTRODUCTION 29 CHAPTER-3 31 EXISTING ARCHITECTURE 31 CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
CHAPTER-2 29 INTRODUCTION 29 CHAPTER-3 31 EXISTING ARCHITECTURE 31 CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
INTRODUCTION 29 CHAPTER-3 31 EXISTING ARCHITECTURE 31 CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
CHAPTER-3 31 EXISTING ARCHITECTURE 31 CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
EXISTING ARCHITECTURE CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 VERILOG HDL 6.1 MODELING TECHNIQUES 6.1.1 DATA STREAM 46
CHAPTER-4 33 PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
PROPOSED ARCHITECTURE 33 CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
CHAPTER-5 36 5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
5.1 XILINX ISE 36 5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
5.2 XILINX ISE 13.2 36 5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
5.2.1 SIMULATION 37 5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
5.2.2 SYNTHESIS 37 5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
5.2.3 PROCEDURE 37 5.3 PROCEDURE FOR SYNTHESIS 38 CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
5.3 PROCEDURE FOR SYNTHESIS CHAPTER-6 VERILOG HDL 46 6.1 MODELING TECHNIQUES 6.1.1 DATA STREAM 46
CHAPTER-6 46 VERILOG HDL 46 6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
VERILOG HDL 46 6.1 MODELING TECHNIQUES 6.1.1 DATA STREAM 46
6.1 MODELING TECHNIQUES 46 6.1.1 DATA STREAM 46
6.1.1 DATA STREAM 46
6.1.2 BEHAVIORAL 46
6.1.3 STRUCTURAL DEMONSTRATING 47
6.2 MODULES 47
6.3 STRUCTURAL DESIGN WITH GATE AND DELAY OPERATOR 48
6.4 STRUCTURAL DESIGN WITH ASSIGNMENT STATEMENTS 48
6.5 STRUCTURAL DESIGN WITH USING MODULES 48
6.6 BEHAVIORAL DESIGN WITH INITIAL AND ALWAYS BLOCKS 49 6.7 STRUCTURAL DATA TYPES: WIRE AND REG 49
6.8 BEHAVIORAL DATA TYPES: WIRE AND REG 6.8 BEHAVIORAL DATA TYPES: INTEGER, REAL, AND TIME 50

6.9 NUMBER SYNTAX	50
6.10 BEHAVIORAL DESIGN WITH BLOCKING AND NONBLOCKING	
STATEMENTS	51
6.11 ARRAYS, VECTORS, AND MEMORIES	51
CHAPTER-7	52
SIMULATION & SYNTHESIS RESULTS	52
7.1 SYNTHESIS RESULTS	52
7.1.1 RTL SCHEMATIC (SYNTHESIS)	55
7.2 SIMULATION RESULT	56
CHAPTER-8	58
ADVANTAGES & APPLICATIONS	58
ADVANTAGES	58
APPLICATIONS	58
CHAPTER-9	59
CONCLUSION & FUTURE SCOPE	59
CONCLUSION	59
FUTURE SCOPE	59
REFERENCES	60

LIST OF FIGURES

FIGURE NAMES	PAGE NO
FIGURE 1: DEVELOPMENT OF ASIC	14
FIGURE 2: ASIC DESIGN FLOW	14
FIGURE 3: BLOCK DIAGRAM OF THE VHSIC PROGRAMMABLE INTER	RFACE
ADAPTER	26
FIGURE 4: MINIATURIZED RAILWAY TRAFFIC TEST FACILITY	31
FIGURE 5:TYPICAL DEPLOYMENT PLAN	33
FIGURE 6: FLOW CHART OF THE TRAIN COLLISION AVOIDANCE SYS	TEM 34
FIGURE 7: PIE CHART INDICATING TYPES OF ACCIDENTS	35
FIGURE 8: CREATE NEW PROJECT IN XILINX	38
FIGURE 9: GIVE SPECIFICATION OF THE PROJECT	38
FIGURE 10: CREATING NEW PROJECT COMPLETED	39
FIGURE 11: CREATE A NEW SOURCE FILE	39
FIGURE 12: AFTER CREATING NEW SOURCE FILE SELECT VERILOG	
MODULE	40
FIGURE 13: SELECT INPUTS AND OUTPUTS	40
FIGURE 14: DISPLAYS THE DETAILS OF THE FILE	41
FIGURE 15: WRITE THE CODE	41
FIGURE 16: SYNTHESIS THE CODE CHECK FOR ERRORS	42
FIGURE 17: CREATE NEW TEST BENCH	42
FIGURE 18: CREATING TEST BENCH	43
FIGURE 19: WRITE TEST BENCH CODE	43
FIGURE 20: RUN SIMULATION	44
FIGURE 21: BEHAVIORAL CHECK SYNTAX	44
FIGURE 22: SIMULATE BEHAVIORAL MODEL	45
FIGURE 23: OUTPUT OF THE DESIGN	45
FIGURE 24: RESULT	52
FIGURE 25: SYNTHESIS RESULTS 1	53
FIGURE 26: SYNTHESIS RESULTS 2	53
FIGURE 27: SYNTHESIS RESULTS 3	54
FIGURE 28: SYNTHESIS RESULTS 4	54
FIGURE 29: SIMULATION RESULT 1	57
FIGURE 30: SIMULATION RESULT 2	57

CHAPTER-1

INTRODUCTION TO VLSI

1.1 VLSI TECHNOLOGY

VLSI Design presents state-of-the-art papers in VLSI design, computer-aided design, design analysis, design implementation, simulation and testing. Its scope also includes papers that address technical trends, pressing issues, and educational aspects in VLSI Design. The Journal provides a dynamic high-quality international forum for original papers and tutorials by academic, industrial, and other scholarly contributors in VLSI Design.

The development of microelectronics spans a time which is even lesser than the average life expectancy of a human, and yet it has seen as many as four generations. Early 60's saw the low-density fabrication processes classified under Small Scale Integration (SSI) in which transistor count was limited to about 10. This rapidly gave way to Medium Scale Integration in the late 60's when around 100 transistors could be placed on a single chip.

It was the time when the cost of research began to decline and private firms started entering the competition in contrast to the earlier years where the main burden was borne by the military. Transistor-Transistor logic (TTL) offering higher integration densities outlasted other IC families like ECL and became the basis of the first integrated circuit revolution. It was the production of this family that gave impetus to semiconductor giants like Texas Instruments, Fairchild and National Semiconductors. Early seventies marked the growth of transistor count to about 1000 per chip called the Large-Scale Integration.

By mid-eighties, the transistor count on a single chip had already exceeded 1000 and hence came the age of Very Large-Scale Integration or VLSI. Though many improvements have been made and the transistor count is still rising, further names of generations like ULSI are generally avoided. It was during this time when TTL lost the battle to MOS family owing to the same problems that had pushed vacuum tubes into negligence, power dissipation and the limit it imposed on the number of gates that could be placed on a single die.

The second age of Integrated Circuits revolution started with the introduction of the first microprocessor, the 4004 by Intel in 1972 and the 8080 in 1974. Today many companies like Texas Instruments, Infineon, Alliance Semiconductors, Cadence, Synopsys, Celox Networks, Cisco, Micron Tech, National Semiconductors, ST Microelectronics, Qualcomm, Lucent, Mentor Graphics, Analog Devices, Intel, Philips, Motorola and many other firms have been established and are dedicated to the various fields in "VLSI" like Programmable Logic Devices, Hardware Descriptive Languages, Design tools, Embedded Systems etc.

In 1980s, hold-over from outdated taxonomy for integration levels. Obviously, influenced from frequency bands, i.e., HF, VHF, and UHF. Sources disagree on what is measured (gates or transistors)

SSI – Small-Scale Integration (0-102)

MSI – Medium-Scale Integration (102 -103)

LSI – Large-Scale Integration (103 -105)

VLSI – Very Large-Scale Integration (105 - 107)

ULSI – Ultra Large-Scale Integration (>= 107)

VLSI Technology, Inc. was a company which designed and manufactured custom and semi-custom ICs. The company was based in Silicon Valley, with headquarters at 1109 McKay Drive in San Jose, California. Along with LSI Logic, VLSI Technology defined the leading edge of the application-specific integrated circuit (ASIC) business, which accelerated the push of powerful embedded systems into affordable products. The company was founded in 1979 by a trio from Fairchild Semiconductor by way of Synertek - Jack Balletto, Dan Floyd, and Gunnar Wetlesen - and by Doug Fairbairn of Xerox PARC and Lambda (later VLSI Design) magazine.

Alfred J. Stein became the CEO of the company in 1982. Subsequently VLSI built its first fab in San Jose; eventually a second fab was built in San Antonio, Texas. VLSI had its initial public offering in 1983, and was listed on the stock market as (NASDAQ: VLSI). The company was later acquired by Philips and survives to this day as part of NXP Semiconductors.

The first semiconductor chips held two transistors each. Subsequent advances added more and more transistors, and, as a consequence, more individual functions or systems were integrated over time. The first integrated circuits held only a few devices, perhaps as many as ten diodes, transistors, resistors and capacitors, making it possible to fabricate one or more logic gates on a single device. Now, known retrospectively as small-scale integration (SSI), improvements in technique led to devices with hundreds of logic gates, known as medium-scale integration (MSI). Further improvements led to large-scale integration (LSI), i.e. systems with at least a thousand logic gates. Current technology has moved far past this mark and today's microprocessors have many millions of gates and billions of individual transistors.

At one time, there was an effort to name and calibrate various levels of large-scale integration above VLSI. Terms like ultra-large-scale integration (ULSI) were used. But the huge number of gates and transistors available on common devices has rendered such fine distinctions moot. Terms suggesting greater than VLSI levels of integration are no longer in widespread use.

As of early 2008, billion-transistor processors are commercially available. This is expected to become more commonplace as semiconductor fabrication moves from the current generation of 65 nm processes to the next 45 nm generations (while experiencing new challenges such as increased variation across process corners). A notable example is NVidia's 280 series GPU. This GPU is unique in the fact that almost all of its 1.4 billion transistors are used for logic, in contrast to the Itanium, whose large transistor count is largely due to its 24 MB L3 cache. Current designs, as opposed to the earliest devices, use extensive design automation and automated logic synthesis to lay out the transistors, enabling higher levels of complexity in the resulting logic functionality.

Certain high-performance logic blocks like the SRAM (Static Random Access Memory) cell, however, are still designed by hand to ensure the highest efficiency (sometimes by bending or breaking established design rules to obtain the last bit of performance by trading stability) [citation needed]. VLSI technology is moving towards radical level miniaturization with introduction of NEMS technology. A lot of problems need to be sorted out before the transition is actually made.

1.2 WHY VLSI?

Integration improves the design, lowers the parasitic, which means higher speed and lower power consumption and physically smaller. The Integration reduces manufacturing cost - (almost) no manual assembly.

The course will cover basic theory and techniques of digital VLSI design in CMOS technology. Topics include: CMOS devices and circuits, fabrication processes, static and dynamic logic structures, chip layout, simulation and testing, low power techniques, design tools and methodologies, VLSI architecture. We use full-custom techniques to design basic cells and regular structures such as data-path and memory.

There is an emphasis on modern design issues in interconnect and clocking. We will also use several case-studies to explore recent real-world VLSI designs (e.g. Pentium, Alpha, PowerPC Strong ARM, etc.) and papers from the recent research literature. On-campus students will design small test circuits using various CAD tools. Circuits will be verified and analyzed for performance with various simulators. Some final project designs will be fabricated and returned to students the following semester for testing.

Very-large-scale integration (VLSI) is the process of creating integrated circuits by combining thousands of transistor-based circuits into a single chip. VLSI began in the 1970s when complex semiconductor and communication technologies were being developed. The microprocessor is a VLSI device. The term is no longer as common as it once was, as chips have increased in complexity into the hundreds of millions of transistors.

The first semiconductor chips held one transistor each. Subsequent advances added more and more transistors, and, as a consequence, more individual functions or systems were integrated over time. The first integrated circuits held only a few devices, perhaps as many as ten diodes, transistors, resistors and capacitors, making it possible to fabricate one or more logic gates on a single device.

Now known retrospectively as "small-scale integration" (SSI), improvements in technique led to devices with hundreds of logic gates, known as large-scale integration (LSI), i.e. systems with at least a thousand logic gates. Current technology has moved far past this mark and today's microprocessors have many millions of gates and hundreds of millions of individual transistors.

At one time, there was an effort to name and calibrate various levels of large-scale integration above VLSI. Terms like Ultra-large-scale Integration (ULSI) were used. But the huge number of gates and transistors available on common devices has rendered such fine distinctions moot. Terms suggesting greater than VLSI levels of integration are no longer in widespread use. Even VLSI is now somewhat quaint, given the common assumption that all microprocessors are VLSI or better.

As of early 2008, billion-transistor processors are commercially available, an example of which is Intel's Montecito Itanium chip. This is expected to become more commonplace as semiconductor fabrication moves from the current generation of 65 nm processes to the next 45 nm generations (while experiencing new challenges such as increased variation across process corners). Another notable example is NVIDIA's 280 series GPU.

This microprocessor is unique in the fact that its 1.4 billion transistor count, capable of a teraflop of performance, is almost entirely dedicated to logic (Itanium's transistor count is largely due to the 24MB L3 cache). Current designs, as opposed to the earliest devices, use extensive design automation and automated logic synthesis to lay out the transistors, enabling higher levels of complexity in the resulting logic functionality. Certain high-performance logic blocks like the SRAM cell, however, are still designed by hand to ensure the highest efficiency (sometimes by bending or breaking established design rules to obtain the last bit of performance by trading stability).

The original business plan was to be a contract wafer fabrication company, but the venture investors wanted the company to develop IC (Integrated Circuit) design tools to help fill the foundry.

Thanks to its Caltech and UC Berkeley students, VLSI was an important pioneer in the electronic design automation industry. It offered a sophisticated package of tools, originally based on the 'lambda-based' design style advocated by Carver Mead and Lynn Conway.

VLSI became an early vendor of standard cell (cell-based technology) to the merchant market in the early 80s where the other ASIC-focused company, LSI Logic, was a leader in gate arrays. Prior to VLSI's cell-based offering, the technology had been primarily available only within large vertically integrated companies with semiconductor units such as AT&T and IBM.

VLSI's design tools eventually included not only design entry and simulation but eventually cell-based routing (chip compiler), a data path compiler, SRAM and ROM compilers and a state machine compiler. The tools were an integrated design solution for IC design and not just point tools, or more general-purpose system tools. A designer could edit transistor-level polygons and/or logic schematics, then run DRC and LVS, extract parasites from the layout and run Spice simulation, then back-annotate the timing or gate size changes into the logic schematic database. Characterization tools were integrated to generate Frame Maker Data Sheets for Libraries. VLSI eventually spun off the CAD and Library operation into Compass Design Automation but it never reached IPO before it was purchased by Avanti Corp.

VLSI's physical design tools were critical not only to its ASIC business, but also in setting the bar for the commercial EDA industry. When VLSI and its main ASIC competitor, LSI Logic, were establishing the ASIC industry, commercially-available tools could not deliver the productivity necessary to support the physical design of hundreds of ASIC designs each year without the deployment of a substantial number of layout engineers.

The companies' development of automated layout tools was a rational "make because there's nothing to buy" decision. The EDA industry finally caught up in the late 1980s when Tangent Systems released its Tan Cell and Tan Gate products. In 1989, Tangent was acquired by Cadence Design Systems (founded in 1988).

Unfortunately, for all VLSI's initial competence in design tools, they were not leaders in semiconductor manufacturing technology. VLSI had not been timely in developing a 1.0 μ m manufacturing process as the rest of the industry moved to that geometry in the late 80s. VLSI entered a long-term technology partnership with Hitachi and finally released a 1.0 μ m process and cell library (actually more of a 1.2 μ m library with a 1.0 μ m gate).

As VLSI struggled to gain parity with the rest of the industry in semiconductor technology, the design flow was moving rapidly to a Verilog HDL and synthesis flow. Cadence acquired Gateway, the leader in Verilog hardware design language (HDL) and Synopsys was dominating the exploding field of design synthesis. As VLSI's tools were being eclipsed, VLSI waited too long to open the tools up to other fabrications and Compass Design Automation was never a viable competitor to industry leaders.

Meanwhile, VLSI entered the merchant high speed static RAM (SRAM) market as they needed a product to drive the semiconductor process technology development. All the large semiconductor companies built high speed SRAMs with cost structures VLSI could never match. VLSI withdrew once it was clear that the Hitachi process technology partnership was working.

ARM Ltd was formed in 1990 as a semiconductor intellectual property licensor, backed by Acorn, Apple and VLSI. VLSI became a licensee of the powerful ARM processor and ARM finally funded processor tools. Initial adoption of the ARM processor was slow. Few applications could justify the overhead of an embedded 32 bit processor. In fact, despite the addition of further licensees, the ARM processor enjoyed little market success until they developed the novel 'thumb' extensions. Ericsson adopted the ARM processor in a VLSI chipset for its GSM handset designs in the early 1990s. It was the GSM boost that is the foundation of ARM the company/technology that it is today.

Only in PC chipsets, did VLSI dominate in the early 90s. This product was developed by five engineers using the 'Mega cells" in the VLSI library that led to a business unit at VLSI that almost equaled its ASIC business in revenue. VLSI eventually ceded the market to Intel because Intel was able to package-sell its processors, chipsets, and even board level products together.

VLSI also had an early partnership with PMC, a design group that had been nurtured of British Columbia Bell. When PMC wanted to divest its semiconductor intellectual property venture, VLSI's bid was beaten by a creative deal by Sierra Semiconductor. The telecom business unit management at VLSI opted to go it alone. PMC Sierra became one of the most important telecoms ASSP vendors.

Scientists and innovations from the 'design technology' part of VLSI found their way to Cadence Design Systems (by way of Redwood Design Automation). Compass Design Automation (VLSI's CAD and Library spin-off) was sold to Avant! Corporation, which itself was acquired by Synopsys.

1.3 STRUCTURED DESIGN

Structured VLSI design is a modular methodology originated by Carver Mead and Lynn Conway for saving microchip area by minimizing the interconnect fabrics area. This is obtained by repetitive arrangement of rectangular macro blocks which can be interconnected using wiring by abutment. An example is partitioning the layout of an adder into a row of equal bit slices cells. In complex designs this structuring may be achieved by hierarchical nesting.

Structured VLSI design had been popular in the early 1980s, but lost its popularity later because of the advent of placement and routing tools wasting a lot of area by routing, which is tolerated because of the progress of Moore's Law. When introducing the hardware description language KARL in the mid' 1970s, Reiner Hartenstein coined the term "structured VLSI design" (originally as "structured LSI design"), echoing Edsger Dijkstra's structured programming approach by procedure nesting to avoid chaotic spaghetti-structured programs.

1.4 APPLICATIONS OF VLSI

- Electronic system in cars.
- Digital electronics control VCRs
- > Transaction processing system, ATM
- Personal computers and Workstations
- Medical electronic systems.

Electronic systems now perform a wide variety of tasks in daily life. Electronic systems in some cases have replaced mechanisms that operated mechanically, hydraulically, or by other means; electronics are usually smaller, more flexible, and easier to service. In other cases, electronic systems have created totally new applications. Electronic systems perform a variety of tasks; some of them are visible while some are hidden.

Personal entertainment systems such as portable MP3 players and DVD players perform sophisticated algorithms with remarkably little energy.

Electronic systems in cars operate stereo systems and displays; they also control fuel injection systems, adjust suspensions to varying terrain, and perform the control functions required for anti-lock braking systems.

Digital electronics compress and decompress video, even at high-definition data rates, onthe-fly in consumer electronics.

Low-cost terminals for Web browsing still require sophisticated electronics, despite their dedicated function.

Personal computers and workstations provide word-processing, financial analysis, and games. Computers include both central processing units and special-purpose hardware for disk access, faster screen display, etc.

Medical electronic systems measure bodily functions and perform complex processing algorithms to warn about unusual conditions. The availability of these complex systems, far from overwhelming consumers, only creates demand for even more complex systems.

The growing sophistication of applications continually pushes the design and manufacturing of integrated circuits and electronic systems to new levels of complexity. And perhaps the most amazing characteristic of this collection of systems is its variety-as systems become more complex, we build not a few general-purpose computers but an ever-wider range of special-purpose systems. Our ability to do so is a testament to our growing mastery of both integrated circuit manufacturing and design, but the increasing demands of customers continue to test the limits of design and manufacturing.

1.5 ASIC

An Application-Specific Integrated Circuit (ASIC) is an integrated circuit (IC) customized for a particular use, rather than intended for general-purpose use. For example, a chip designed solely to run a cell phone is an ASIC. Intermediate between ASICs and industry standard integrated circuits, like the 7400 or the 4000 series, are application specific standard products (ASSPs).

As feature sizes have shrunk and design tools improved over the years, the maximum complexity (and hence functionality) possible in an ASIC has grown from 5,000 gates to over 100 million. Modern ASICs often include entire 32-bit processors, memory blocks including ROM, RAM, EEPROM, Flash and other large building blocks. Such an ASIC is often termed a SoC (system-on-a-chip). Designers of digital ASICs use a hardware description language (HDL), such as Verilog or VHDL, to describe the functionality of ASICs.

Field-programmable gate arrays (FPGA) are the modern-day technology for building a breadboard or prototype from standard parts; programmable logic blocks and programmable interconnects allow the same FPGA to be used in many different applications. For smaller designs and/or lower production volumes, FPGAs may be more cost effective than an ASIC design even in production.

- An application-specific integrated circuit (ASIC) is an integrated circuit (IC) customized for a particular use, rather than intended for general-purpose use.
- A Structured ASIC falls between an FPGA and a Standard Cell-based ASIC
- > Structured ASICs are used mainly for mid-volume level designs
- ➤ The design task for structured ASIC's is to map the circuit into a fixed arrangement of known cells

1.6 ASIC DESIGN FLOW

As with any other technical activity, development of an ASIC starts with an idea and takes tangible shape through the stages of development as shown in Fig 1 and in Fig 2. The first step in this process is to expand the idea in terms of behavior of the target circuit.




FIGURE 1: DEVELOPMENT OF ASIC




FIGURE 2: ASIC DESIGN FLOW

The design is tested through a simulation process; it is to check, verify, and ensure that what is wanted is what is described. Simulation is carried out through dedicated tools. With every simulation run, the simulation results are studied to identify errors in the design description. The errors are corrected and another simulation run carried out. Simulation and changes to design description together form a cyclic iterative process, repeated until an error-free design is evolved.

Design description is an activity independent of the target technology or manufacturer. It results in a description of the digital circuit. To translate it into a tangible circuit, one goes through the physical design process. The same constitutes a set of activities closely linked to the manufacturer and the target technology

VERY LARGE-SCALE INTEGRATED CIRCUITRY:

Very large-scale integrated circuitry is playing a key role in the development of modern electronic systems at APL. In the Microelectronics Group, activities have been focused on creating a resource to ensure that all personnel have access to high-performance, highreliability integrated circuits. This article describes progress in the design, acquisition, packaging, testing, and insertion of very large-scale integrated circuits. INTRODUCTION The fabrication of integrated circuits has progressed to the point where a million transistors can be placed on a single piece of silicon about one-quarter the size of a U.S. dime. Such a "chip" or integrated circuit is shown in Chips possessing that level of complexity are generally classified as very large scale integrated (VLSI) circuits. VLSI chips are being produced by major semiconductor manufacturers primarily for the computer, automobile, and home entertainment markets. Typical chips in production include 32-bit microprocessors and large, 256-kilobit (and even I-megabit) random access memories. With most manufacturers of semiconductor devices directing their products toward the mass markets, the military, which by integrated circuit industry standards uses very few chips, found itself without sources of VLSI circuitry to meet its stringent future performance needs. The military requires fast chips (up to 10 14 gate-hertz per square centimeter I) that are extremely reliable and can survive the rigors of a broad spectrum of applications environments.

To create and acquire suitable high-performance VLSI-like integrated circuits, the Department of Defense established 2 in 1978 its own VLSI program, called the Very High-Speed Integrated Circuit (VHSIC) Program. Both commercial VLSI manufacturers and the VHSIC program are now producing individual devices, circuits, and families of multiple chips suitable for use in future military systems. It is quite clear that high-performance systems must contain the latest, fastest, and most flexible VLSII VHSIC chips available. APL, in its role as a prime developer of advanced prototype electronic systems for use in space, under water, in avionics, and for Fleet defense, needs access to these VLSI/VHSIC devices. Consequently, several years ago, APL created a VLSI task team. Based on the team's findings and the growing impact of VLSI worldwide, VLSI was made both an important part of Independent Research and Development efforts and a focused development activity in the Microelectronics Group. It is the mission of the VLSI effort to ensure access to high-performance, high-reliability integrated circuits.

Johns Hopkins A PL Technical Digest, Volume 7, Number 3 (1986) ed after Integrate circuit (gate a ray). Integrated circuit (gate array), chip or die Enlarged die. showing metallization detail Figure 1-Integrated circuit chip. Progress has been made in several areas, including design, acquisition (fabrication), packaging, testing, and system insertion. The interrelation of these activities in the development sequence for an application-specific integrated circuit (ASIC) is shown in the colored lines represent optional hand-off points between in-house development and outside vendor development or ser271 Charles, Boland, Wagner - Very Large-Scale Integrated Circuitry Design Fabrication Test Packaging Test Insertion Design Specification In-house Development Design Capture Semiconductor vendor development/services. Flow diagram for the development of an ASIC, vices.

The chip development and insertion process involve not only the expenditure of significant resources, but also the need to make several decisions concerning internal versus external activities, especially in the area of acquisition. ASICs are available in several different forms, including full-custom, standard cell, gate-array, and linear array circuits. The principal difference among the forms is the degree of customization of the layout of transistors that implement the desired circuit. The transistor layouts and interconnections for full-custom and standard cell circuits are unique.

Gate arrays (digital) and linear arrays (analog) have regular arrays of rediffused transistors whose interconnection can be customized to implement different circuits simply by patterning one or two metallization levels. The patterning is performed in a manner analogous to patterning a printed wire board on a hybrid substrate4 and thus represents a natural extension of APL's photolithographic technology. DESIGN APL's custom or application-specific design and development capabilities (from gate arrays to full-custom circuits) are based on the Mentor computer-aided engineering workstation, a powerful single-user system that provides a generic set of tools for all design tasks.

The Circuit schematic Functional cell library Physical cell library Functionally design database Back annotation Physical design database Test vector file Pattern generation tape Figure 3-Flow diagram of a typical ASIC design. Mentor software has been augmented with different library file sets specific to various vendor's ASIC structures. shows a flow diagram of a typical application-specific chip design process. The process begins with the entry of a logic schematic (circuit design at the logic-gate level) into the Mentor system using its graphical input and editing tools.

The schematic may begin as a high-level functional block diagram that is successively refined until the design is drawn entirely with recharacterized logic macros or cells that include the common functions used by logic designers. The functional cell library contains symbols, behavioral models, and the performance characteristics for each cell. The library data are combined with the cell-incidence and connectivity data from the schematic to create a functional design database that serves as the input to the simulation and layout operations. In the next step behavior and performance data for all cells in the design are combined to simulate the function and timing for the entire design. Using the Mentor interactive logic simulator, test inputs are applied to the circuit model, and outputs are calculated and displayed for analysis by the designer.

Internal circuit nodes can be easily "probed" during simulation by simply pointing to them in the schematic. Timing waveforms are calculated using typical values for cell propagation delays and estimates for interconnection path delays. (Accurate values for interconnection delays are calculated during the back-annotation step described below.) On the basis of simulation results, changes to the design may be required as indicated by the dashed line in Design and simulation is an iterative.

process that continues Johns Hopkins APL Technical Digest, Volume 7, Number 3 (/986) until the simulation results satisfy all functional and performance specifications. Once the design has been verified through simulation, the physical layout of the circuit consisting of two parts, cell placement and the routing of cell interconnections, can be done (step 3).

The tasks are guided and constrained by design rules contained in the physical library, which also contains either a transistor interconnection pattern for each cell (for array structures) or a complete set of masking-level patterns to fabricate each cell from scratch (for standard cell and full-custom approaches). After physical layout, accurate signal interconnection delays can be calculated from the actual path lengths recorded in the physical design database.

The delay values are used to update the timing estimates in the functional design database so that a more accurate simulation can be performed. The process, called back-annotation (step 4), will help designers identify timing problems and may dictate further changes to the schematic or layout. A pattern generation program (step 5) is used to write (on tape) the top-level metal interconnection pattern for gate arrays or the multiple mask-level patterns for standard cell or full-custom designs. The pattern tape is used by the semiconductor fabrication house or a foundry to produce the optical masks required for wafer processing. (A wafer is a th111 slice of semiconductor material on which hundreds of chips are fabricated.)

The final step in the design process (step 6) involves extracting test inputs from a log produced by the software simulation of the design to produce a test vector file for wafer and packaged part testing. The file can be transferred electronically to the test equipment as required. ACQUISITION As shown in Fig. 2, acquisition of the custom VLSI circuits can follow several routes, depending on factors such as circuit type and complexity, inhouse capabilities, and cost. In most custom VLSI (full-custom and standard cell) design methodologies, fabrication cannot begin until the circuit design and layout have been completed because the size and placement of transistors on the chip are different for each design. However, gate arrays allow most of the semiconductor processing steps to proceed independently of the design process because the size and placement of transistors are fixed.

Processing of a gate-array integrated circuit comprised of arrays of standard transistors or logic gates with interconnection space is partially completed by a silicon foundry. The interconnections of those transistors or gates to implement the desired circuit function are made later. The partially completed circuits are called "uncommitted gate arrays" because all the active devices (transistors and gates) have been fabricated but they have not been interconnected for a specific application.

The gate array circuits are fabricated on wafers and then stockpiled until the interconnections of transistors or gates have been defined. In order to complete the circuit or customize it, the desired pattern of interconnections is derived from a circuit design and then etched on the surface of the wafer by a photolithographic process. Johns Hopkins APL Technical Digest, Volume 7, Number J (1986) Charles, Boland, Wagner - Very Large-Scale Integrated Circuitry The major advantages of gate arrays when compared to other custom VLSI design alternatives are faster turnaround of designs, lower cost for small quantities higher designer productivity (transistors per manhour),6 and most mature ASIC technology. As in all engineering, some compromises are made in order to gain these advantages.

Hence, some of the limitations of gate arrays are their less-than-optimum circuit density, power consumption, and speed performance, and their greater cost for large quantities (more than 10,000 to 100,000 devices). In 1976, APL began using gate arrays in a variety of designs. Since then, more than 10 different designs have been created, nearly all in complementary metal oxide semiconductor (CMOS) technology, but there was at least one in high-speed bipolar technology. The gate arrays have been used primarily for biomedical and space applications that require low power and small size, and the number of logic gates in these arrays has varied from 250 to 1000. Since each gate array replaces many standard integrated circuits, system reliability has been improved. While APL's experience with developing functional gate arrays has been good, dealing with the semiconductor manufacturers for small quantities has not been as successful. Generally, APL has been restricted to working with smaller companies and has not been assured of getting the best response on service for small tasks. Other laboratories with similar goals have noted the same problems and concerns. A few, including the Lawrence Livermore Laboratory 7 and the Ft. Monmouth Army Laboratory, have developed internal capabilities for patterning their own gate arrays.

It is for these reasons that APL has established an in-house gate-array development service. The wafer processing step in fabrication, shown on the left side of Fig. 2, involves purchasing uncommitted gate-array wafers from outside suppliers. The capital investment required to produce them in-house is not justified because of our very low production requirements. However, it is reasonable to customize the wafers here because most of the facilities are already in place in the Microelectronics Laboratory for hybrid circuit development.

The selection of a gate array and a supplier was guided by several factors: anticipated circuit size and performance requirements, existing processing capabilities, existing computer-aided engineering facilities, past experience with commercial gate-array products and services, and cost. A thorough evaluation of commercially available gate-array wafers 8 led to the selection of the GA-2500 gate array from Gould Semiconductors. The array is fabricated by means of a 3-micrometer CMOS technology that offers many desirable characteristics: low power consumption, high noise immunity, high performance, and high density.

The array contains over 10,000 transistors (or the equivalent of 2500 2-input NAND gates) and 84 pads for input and output signals. One level of metallization is used on the array for transistor interconnections. 273 Charles, Boland, Wagner - Very Large-Scale Integrated Circuitry As our experience with the gate array develops, other arrays (both digital and analog) will be added to the list of those available in-house.

A high-priority new array will be one that has significant radiation hardness~ Another array will extend the processing capability to double-level metal (where two levels of metal are used on the array for interconnection), thus allowing uses of larger and higher performance arrays to meet future needs. Design and engineering support for the acquisition of custom chips and arrays (which do not fall into the range of the current internally available gate arrays) will be readily available from the Microelectronics Group. PACKAGING Packaging-the science and art of providing electrical interconnections, thermal management, mechanical support, and environmental protection for integrated circuits-it is an extremely important activity in the VLSII VHSIC arena.

High-performance integrated circuit chips must have well-designed packaging to ensure that their performance integrity will be maintained when they are inserted into the system. Poor packaging can significantly slow a high-speed chip or can prevent it from functioning. The VLSIIVHSIC era puts special demands on packaging, including low-inductance and -capacitance interconnections for high-speed operation, packaging materials having matched temperature coefficients of expansion and high thermal conductivity to handle the increased chip power densities that result from device scaling and configurations that can support input! output requirements ranging to 300 leads and beyond. Such demands cannot be satisfied by today's dominant packaging technology: the dual in-line package.

Dual in-line packages are basically limited to 64 leads (on 100-mil Package type Pin pitch (mils) centers down two long sides of a rectangular package structure) because of their poor input! Output count-to area ratio. Sixty-four-lead dual in-line packages are typically several inches long and 1 inch wide and weigh approximately 12 ounces in the ceramic form. Fortunately for VLSIIVHSIC, there is at least one high-density packaging option, the ceramic chip carrier, that promises to satisfy the stringent demands of the new technologies. Figure 4 compares various package input! output capabilities with major device and system input! output requirements.

Chip carriers offer high-density input! output performance while providing reduced size and weight and improved electrical parameters over the dual in-line package. They are designed for surface mounting, which involves mounting the leadless (or, in some cases, leaded) components directly to the top surface of a circuit board. In contrast, the dual inline package leads must be soldered into predrilled and plated holes; this technique is known as through-hole mounting. As shown in Fig. 4, the pin grid array is a high-density packaging alternative for through-hole mounting. In through-hole mounting packages that have bottom leads such as pin grid arrays, the leads are soldered into plated through holes (vias) in multiple-layer printed wire boards. The holes are typically placed on 100-rnil centers (100-mil grid). In addition to holding the component lead, they serve as a via for interconnection between circuit board layers.

This type of mounting has several disadvantages for VLSI and VHSIC applications, including reduced board density (due to via structure), difficulty to repair (as input! output numbers increase), and increased inductance due to round wire leads.

The repair or removal of this type of package can be facilitated by the use of a socket that is permanently mounted into the board. The package can then be plugged into and Input/output count or application 100150 r 40125120 j,2.511f5 20 60 100 140 180 220 260 300 Dual in-line Standard High density Pin grid array Standard High density Chip carriers Standard (Idealess) High density (Idealess) Standard (leaded) High density (leaded) Applications Single-device family Memory (multichip) Microprocessor (multi-chip) Light emitting diode driver. Gate array/custom.

Package and application input/output capability and requirements. 274 Johns Hopkins APL Technical Digest, Volume 7, Number 3 (1986) out of the socket. However, sockets add additional inductance and resistance to the circuit path that can degrade device performance. Mechanical integrity would also be questionable for high-reliability applications. The Group has geared its VLSI/VHSIC packaging technology toward surface mounting with ceramic chip carriers on multilayer ceramic boards to affect the best possible temperature coefficient of expansion match. A description of the Microelectronics Laboratory's multilevel thick-film ceramic board technology is given in an article by Romenesko et ale elsewhere in this issue.

To verify that the ceramic chip carrier provides a viable high-performance package for APL's custom chip first level packaging requirements, comprehensive electrical, thermal, and mechanical modeling activities have been undertaken. The models, based on finite-element modeling techniques, have been validated by controlled experimentation and have already been used to develop design guidelines for dense circuit applications such as , the digital signal processor in the Naval Remote Ocean Sensing System program. A detailed description of the methodology for thermal and thermomechanical modeling is given in an article by Clatterbaugh and Charles elsewhere in this issue.

The article also presents various validation experiments that show that the ceramic chip carrier/ceramic board system can be reliable under extreme environmental conditions such as temperature cycling (- 55 to + 125°C) and power cycling. 10 Finite-element modeling

has been used to numerically estimate the capacitance, inductance, and characteristic impedance of serial lines in multiconductor environments typical of high-speed digital signal-processing applications that are representative of VHSIC brass board systems.

If a bipolar logic family were selected, for example, a design concern might be the characteristically low impedance (8 to 20 ohms) of a standard thick-film multilayer circuit. Low-impedance lines that connect bipolar logic forms can cause significant propagation delays for logically-to-O transitions and, to a lesser extent, for logical O-to-l transitions with an undetermined amount of loss in noise margin. The problem worsens with increasing line length. Finite-element modeling techniques can be used to develop design guidelines for increasing the characteristic impedance and hence for improving the performance of this bipolar logic family, especially at high frequencies.

Design guidelines are focused on reducing the overall capacitance of critical signal lines, on providing adequate power supply decoupling of switching transients, and on ensuring low-impedance ground returns. A typical impedance-versus-buried-layer position curve is shown in Fig. 5. TESTING We are developing a flexible test system and procedures for the automated testing of fast, complex integrated circuits. The automated test equipment system is built around Hewlett Packard 16- and 32-bit computers driving a suite of bus-programmable test equipment.

A typical equipment configuration for conducting several important parametric and functional tests is shown in Johns Hopkins APL Technical Digest, Volume 7, Number 3 (/986) Charles, Boland, Wagner - Very Large Scale Integrated Circuitry 30u. S: Ci> c. (Jl 20 "0 co '0 u: sell g 10-mile line centered over lines grid mil line centered between grid spaces, 7 .5-milline centered over grid r:e 10-mll Ime " /' centered . over grid 1 O-mill line spaces " Centre? over "j" grid Impey. 7.5-mile line centered over grid spaces co 10 Buried-conductor levels Figure 5-Calculated Signal line capacitance and high frequency (100 megahertz) impedance for a multilayer thick film ceramic circuit board with a gridded ground plane (0.015-inch lines on 0.050-inch centers). A 0.001 -inch dielectric thickness between conductor levels is assumed. The level numbers indicate inverse distance from the ground plane with level 1 being the farthest removed and level 4 the closest.

The equipment can handle both packaged chips, using a socketed fixture, and unpackaged chips/wafers, using a compatible probe card or precision micromanipulator probes. One

especially powerful feature of this modular type of system is its flexibility. The equipment shown can easily be reconfigured or replaced with higher performance equipment to satisfy unique or new test requirements.

The test system is programmed to apply a sequence of stimuli (test vectors) to the device under test, to sample the outputs, and to compare them to the design specifications. The test vectors can be extracted from the Mentor computer -aided engineering workstation after software simulation of the design, or they can be programmed directly at the test computer console. In the VLSIIVHSIC world, device testing (and packaging) should be an integral part of the design process. Consequently, we have emphasized a design-fortestability philosophy, and we encourage all designers to include some form of on-chip testing and self-diagnosis capabilities.

Many testing operations have already been performed on VLSI/VHSIC devices, including the APL-developed APL-IA and spectrum accumulator chips, II VHSIC Static Random-Access Memories (SRAMs), APL-developed gate arrays, and some commercial silicon and gallium arsenide parts. The system in Fig. 6 was used for most of these tests although, in a few cases, a special purpose dedicated tester was required to provide some unique function or capability. For example, two stand275alone dedicated testers were developed to test the VHSI C 72K SRAMs supplied by Texas Instruments.

With the two, we were able to verify the high-speed performance of the SRAM, measure the non-pipeline memory timing parameters, and display a real-time bit-error map to observe the pattern sensitivity of the chip. While the Texas Instruments SRAM was specified at 25-megahertz, actual performance at room temperature was demonstrated up to 50 megahertz (which was the limit of our tester).

A further example of VLSI testing is that recently performed on a 1000-gate CMOS array developed for the Bird-Borne Tracking System. The custom gate array was designed as part of a system that would be attached to migratory birds in order to track their flight via satellite. A test program was developed to verify and mea276 IEEE 488 bus FTS PAC-70-10 air jet -70 to + 150°C dry air Device specific electronics Test table Thermal test head Standard multiplex switches Custom device interface Device under test sure performance of the devices using an earlier version of the Hewlett Packard computer-based test system.

Since the effects of radiation on VLSI circuits were not well understood, special tests using the APL cobalt 60 radiation tester were performed on the bird-borne CMOS gate arrays. Using the tests developed for the Hewlett Packard system, we were able to perform functional and parametric testing of the gate-array devices promptly after subjecting them to radiation doses up to 105 rads. These particular devices performed adequately up to radiation levels of 5 x 104 rads although some performance degradation was clearly evident at those doses. Figure 7 illustrates how one of the crucial parameters, the operating current, increased as the radiation dose accumulated.

TECHNOLOGY INSERTION

We have been active in the introduction of custom chip technology into several programs, including towed array chain electronics, space tracking and switching applications, and VHSIC interoperability. The towed array project involves the design of a 3500-gate CMOS array for use in the second-generation underwater data acquisition module. The gate array replaces 10 medium- and large-scale integrated circuits used in the initial design, reduces the size and power consumption of the circuit, and permits the addition of new functional capabilities. All aspects of the development of this gate array except the integrated-circuit processing were completed in-house using the facilities and methodology described in this article. A particularly interesting interoperability project is the VHSIC Programmable Interface Adapter (VPIA). The goal of the VPIA design team is to design and simulate a preliminary interface of the Texas Instruments VHSIC bus (M bus) to the Honeywell VHSIC bus (L bus). To simplify the design effort, it was decided to implement an M bus slave to the L bus master interface. The M bus side or slave side of the VPIA looks like a peripheral to the M bus central processing unit. The L bus side (the master side) looks like a central processing unit in that it can take control of the bus and generate control and address signals. This allows direct memory access read or write transfers on the L bus side to a central processing unit or a direct memory access device on the M bus via the VPIA. A block diagram of the currently configured VPIA.




FIGURE 3: BLOCK DIAGRAM OF THE VHSIC PROGRAMMABLE INTERFACE ADAPTER

PACKAGING:

Packaging-the science and art of providing electrical interconnections, thermal management, mechanical support, and environmental protection for integrated circuits-it is an extremely important activity in the VLSII VHSIC arena. High-performance integrated circuit chips must have well-designed packaging to ensure that their performance integrity will be maintained when they are inserted into the system. Poor packaging can significantly slow a high-speed chip or can prevent it from functioning.

The VLSIIVHSIC era puts special demands on packaging, including low-inductance and - capacitance interconnections for high-speed operation, packaging materials having matched temperature coefficients of expansion and high thermal conductivity to handle the increased chip power densities that result from device scaling,9 and configurations that can support input! output requirements ranging to 300 leads and beyond. Such demands cannot be satisfied by today's dominant packaging technology: the dual in-line package. Dual inline packages are basically limited to 64 leads (on 100-mil Package type Pin pitch (mils) centers down two long sides of a rectangular package structure) because of their poor input! output count-to area ratio.

Sixty-four-lead dual in-line packages are typically several inches long and 1 inch wide and weigh approximately 12 ounces in the ceramic form. Fortunately for VLSIIVHSIC, there is at least one high-density packaging option, the ceramic chip carrier, that promises to satisfy the stringent demands of the new technologies. Figure 4 compares various package input! output capabilities with major device and system input! output requirements. Chip carriers offer high-density input! output performance while providing reduced size and weight and improved electrical parameters over the dual in-line package. They are designed for surface mounting, which involves mounting the leadless (or, in some cases, leaded) components directly to the top surface of a circuit board.

In contrast, the dual in-line package leads must be soldered into predrilled and plated holes; this technique is known as through-hole mounting. As shown in Fig. 8, the pin grid array is a high-density packaging alternative for through-hole mounting.

In through-hole mounting packages that have bottom leads such as pin grid arrays, the leads are soldered into plated through holes (vias) in multiple-layer printed wire boards. The holes are typically placed on 100-rnil centers (100-mil grid). In addition to holding the component lead, they serve as a via for interconnection between circuit board layers. This type of mounting has several disadvantages for VLSI and VHSIC applications, including reduced board density (due to via structure), difficulty to repair (as input! output numbers increase), and increased inductance due to round wire leads.

The repair or removal of this type of package can be facilitated by the use of a socket that is permanently mounted into the board. The package can then be plugged into and Input/output count or application 100150 r 40125120 j,2.511f5 20 60 100 140 180 220 260 300 Dual in-line Standard High density Pin grid array Standard High density Chip carriers Standard (Idealess) High density (Idealess)Standard (leaded) High density (leaded) Applications Single-device family Memory (multichip) Microprocessor (multi-chip) Light emitting diode driver. Gate array/custom Package and application input/output capability and requirements.

CHAPTER-2

INTRODUCTION

Electronics deals with electric circuits and electronic devices. Electronic devices are components that control the flow of electric current through them for information processing thus can be used in wide variety of applications that help man in day-to-day life. Today electronics had gained much more importance due to its variety of applications in various industries. These electronic devices mostly perform functions like control, amplification and rectification. In the last few years electronics have witnessed a great revolution in the industry than any other technology in invention. The current trending technologies include Verilog, VHDL, Mems and Nems. As we know most of the people travel by trains as it is easiest and cheapest way of transport. Annually 12 million people travel by train all over the globe but sadly near 10% people meet with train accidents leading to severe injuries and fatal deaths. Every hour on an average at least 8-10 persons die in train accidents and at least at least 2-3 million people are affected seriously which was shown from the recent survey. It is also estimated that the medical bill, damaged property due to accidents and other nearly cost up to 2-3 percent of world's gross domestic product.

Train accidents may occur due to cracks on railway track or due to short circuiting or ineffective Train Traffic Control System that is failing to find the train approaching in opposite direction on the same track leading to collision. Recently most of the train accidents occur due to train collision. Due to these accidents this global world is facing many fatal deaths. Here we have implemented on of the best and easy solution to avoid such collisions. Earlier there are many implementations like anti-collision train system etc. which is not effective all the time and maintaining cost is high. And on road train detection is one of the recent implementations which is not up to mark as it is complex. And one of the finest implementations is railway signaling using wireless communications which is efficient and effective and works fine. But in our project, we have decided to find an effective solution to avoid the collisions. In our project we are implementing the train collision avoidance system using Verilog programming language.

It is a Hardware Description Language (HDL) which is used for modelling electronic systems. It is like other programming languages and mostly similar to C programming language, so it is easy to learn for beginners. To implement this program, we use software called XILINX ISE (Integrated Synthesis Environment). It is a software tool developed by Xilinx for synthesizing and analyzing of HDL designs. The software is also used to synthesize the designs, performance timing analysis, examining the RTL designs and configuring the target device with programmer. It is primarily used for circuit synthesis and its design used for System-level testing. The other components that come with Xilinx ISE include Embedded Development Kit (EDK), Software Development Kit (SDK) and a chip scope probe. Generally, when a single train is moving there is no point of collision. The problem arises when two train approaching towards each other on a single track.

In our project we worked on identifying the status of the opposite train and processing only one train based upon their importance or priority. When two trains come on same track there comes the chance of a collision. To avoid these accidents, we allow only one train based upon their priority. Here in this project, we had considered 4 types of trains on each side i.e. Right side and left side. The trains are categorized as left superfast, left express, left passenger, left goods, right superfast, right express, right passenger, right goods. And priority is given to a train see from Table 1.

CHAPTER-3 EXISTING ARCHITECTURE




FIGURE 4: MINIATURIZED RAILWAY TRAFFIC TEST FACILITY

Figure illustrates the system setup for our Railway Collision Avoidance System (RCAS) testbed with tiny vehicle models exploiting ad-hoc vehicle-to-vehicle communication. For position determination a series of infrared transmitters is integrated in the tracks. Each transmitter broadcasts a specific address that is assigned to a predefined location on the track map, which is known by the processing unit on the vehicle. To precisely determine position, each vehicle is equipped with a row of infrared sensors. By appropriate selection of the transmitter diode beam width and the distances between transmitters and sensors, respectively, an accuracy down to millimeter range can be achieved. Besides providing the position information directly to the model train, one of the main advantages of this approach is, that this millimeter precision on the small model railways allows emulation of accurate GNSS based positioning that shall be used for the real anti-collision systems in the future. Moreover, as each infrared transmitter address can be mapped to a known WGS84 coordinate on the track map, it is also possible to apply error models for reproduction of characteristic degradation of position accuracy by shadowing effects or multipath. For example, if the model train enters a tunnel, the variance of the error model can be increased when mapping the corresponding addresses to WGS84 coordinates.

On the other hand, a very precise rail selective position information can be passed to the train, if a certain address is specified to model a location-transponder on the track. Another important property of the selected infrared-based positioning solution is the provided absolute position information. In contrast to distance measurement techniques like e.g. wheel sensors, the absolute position information is available under all circumstances, even if a vehicle derails and is placed anywhere else on the test platform. Existing infrared hardware e.g. by can be adapted to realize the depicted miniaturized positioning system. For cost efficient solutions fully, integrated transmitters can be built into the track and can be directly powered through the rails. In order to run and test collision avoidance algorithms, the position data is read by an onboard processing unit and broadcasted to other vehicles on the test facility using Wi-Fi transceivers. Together with the received information from other vehicles, the processing unit detects potential collision threats, warns the driver or even takes over control to stop the vehicle.

illustrates the collision avoidance test facility with a selected scenario setup for railway transportation. In addition to existing facilities the RCAS system approach is fully reproducible. The collective interaction of the centralized control mechanisms and the onboard collision avoidance strategies, including the human interfaces to the control center staff and the train drivers, can be tested, analysed and improved. In order to emulate a realistic environment for the train driver, the image of a miniaturized camera (onboard the model) can be visualized in the rebuilt driver's cabin, where he can access all instruments and remotely steering

CHAPTER-4

PROPOSED ARCHITECTURE




FIGURE 5:TYPICAL DEPLOYMENT PLAN

Step1: Start.

Step2: Scan for left train status.

Step3: If left train status is equal to 1, go to step 5.

Step4: Else gates are opened and then go to step 2.

Step5: Scan for right train status.

Step6: If right train status is equal to 1, gates are opened based on priority.

Step7: Else gates are opened and then go to step 5.

Step 8: Stop. 2.2 Theoretical explanation




FIGURE 6: FLOW CHART OF THE TRAIN COLLISION AVOIDANCE SYSTEM

To avoid train collisions, we have given priority to the trains and diverted the trains. Here is the flow chart that talks about the complete process that we have implemented. The main problem is when two trains are on same track there is chance of collision. So, we place sensors on either side of the track to detect the trains and their types on both directions of the track. And sensor sends the data to the next stage and with the help of priority table and HDL code we decide which is given priority and that train is processed. The results shown in this project will increase the reliability of safety in railway transport. We have implemented the project by taking different types of trains namely Goods, Superfast, Express and Passenger as already discussed. We have given least preference to goods and highest preference to Superfast, but we can also change priority as required. We start the flow by checking whether trains are approaching or not. If both the trains are not coming, then the stop gates are open, and the process is repeated continuously to check the status of both trains because at any instant of time the trains may arrive.

Initially we will check for left train status if it is equal to one i.e. if it is approaching towards right then we will check for right train status and if equals to one then we will allow particular train based on priority and if the right train status is not equal to one then we will keep both gates open because it is not a problem if one train arrives and it will continuously check for the status of the right train. If left train status is not equals to one then both gates will be opened, and status of the left train is checked continuously because at any point of time the left train may arrive, and upon deciding priority that particular process stops.




FIGURE 7: PIE CHART INDICATING TYPES OF ACCIDENTS

CHAPTER-5

5.1 XILINX ISE

Xilinx, Inc. is the world's largest provider of programmable common-sense devices, the inventor of the field programmable gate array (FPGA) and the primary semiconductor organization with a fabless manufacturing version. Xilinx designs, develops and markets programmable logic merchandise including incorporated circuits (ICs), software program design equipment and predefined gadget functions added as intellectual property (IP) cores, design offerings, patron education, area engineering and technical assist. Xilinx sells each FPGAs and CPLDs programmable common-sense devices for electronic equipment producers in cease markets along with communications, commercial, customer, automobile and statistics processing.

Xilinx's FPGAs have even been used for the ALICE (A huge Ion Collider test) on the CERN ecu laboratory at the French-Swiss border to map and disentangle the trajectories of heaps of subatomic debris. The Vertex-II seasoned, Virtex-6, Virtex-5, and Virtex-6 FPGA families are mainly focused on gadget-on-chip (SOC) designers due to the fact they consist of up to two embedded IBM PowerPC cores. The ISE layout Suite is the critical digital design automation (EDA) product own family sold by using Xilinx. The ISE design Suite features include design access and synthesis assisting Verilog or VHDL, place-and-route (PAR), completed verification and debug using Chip Scope pro equipment, and advent of the bit documents which can be used to configure the chip. XST-Xilinx Synthesis era performs device particular synthesis for Cool Runner XPLA3/-II and XC9600/XL/XV households and generates an NGC report ready for the CPLD more fit.

5.2 XILINX ISE 13.2

Xilinx is the maximum important tool and, in this device, we are able to carry out both simulation and synthesis.

5.2.1 SIMULATION

In this process, we are going to verify our required output to get the simulation technique first of all we need to enforce a top module (combination of all modules) after which in the simulation conduct, we can simulate the result

5.2.2 SYNTHESIS

Synthesis process defines converting Verilog code into gate level which creates a net list.

5.2.3 PROCEDURE

- •Click project navigator
- •Create new project
- Selection of FPGA

Create new source

- Select source type (Verilog module)
- Coding
- Declaration of inputs and output
- Sources for implementation

Synthesize - XST

- Check syntax
- View design summary
- View RTL schematic
- View technology schematic
- Sources for behavioral simulation

Create new source

- Select source type (Verilog text fixture)
- Write test bench code
- Xilinx ISE simulator
- •Behavioral check syntax
- Simulate behavioral mode

5.3 PROCEDURE FOR SYNTHESIS

1. To create new project in xilinx we should open the file menu, click on new project then it will open the dialogbox as below in that typethe filename click on next




FIGURE 8: CREATE NEW PROJECT IN XILINX

2. Then it is plays one more dialog box which will give us the specifications of the project, click on next




FIGURE 9: GIVE SPECIFICATION OF THE PROJECT

3. Then it again displays a dialog box as shown below with the created project description and click finish to compelte the process of creating new project




FIGURE 10: CREATING NEW PROJECT COMPLETED

4. Now project with specified name is created then create the verilog files in the project. To create files, right click on the project that will show options like as shown below




FIGURE 11: CREATE A NEW SOURCE FILE

5. From the given options select new source then it diaplays dialog box which is containing of list of file format now we want to create verilog file so select verilog module and give the name to the file. Then click on next




FIGURE 12: AFTER CREATING NEW SOURCE FILE SELECT VERILOG MODULE

6. Then it will ask us to select inputs and outputs. We can specify our inputs and outputs here else we may also specify as part of programme depend upon the user requirement, click on next




FIGURE 13: SELECT INPUTS AND OUTPUTS

7. It will again displays a dilag box by giving details of filename etc, click on next




FIGURE 14: DISPLAYS THE DETAILS OF THE FILE

8. It will open a white space in the project window containing filename the double click on the file name so that it will displays respective file window, where we should write the code




FIGURE 15: WRITE THE CODE

9. After completion writing code select the file name and click on synthesis which will check for errors, if there are any errors in syntax or design errors are checked and shown in the below of file window




FIGURE 16: SYNTHESIS THE CODE CHECK FOR ERRORS

10. After sucessful synthesis we should have to create test bench file with extension as test, for that again riht click on the file name as shown below, give filename




FIGURE 17: CREATE NEW TEST BENCH

11. If there are list files then select file for which we are creating the test bench. Click on




FIGURE 18: CREATING TEST BENCH

12. It again gives a testbench file in the project window, then give reqired inputs




FIGURE 19: WRITE TEST BENCH CODE

13. select simulation from the view bar in the project window above the hiearchy window as follows.




FIGURE 20: RUN SIMULATION

14. Double click on Isim Simulator it will expand as follows click on behavioral check syntax and it will check for syntax errors in test bench file.




FIGURE 21: BEHAVIORAL CHECK SYNTAX

15. click on simulate behavioral model, it will display wave form for in response to the inputs given in the test bench file




FIGURE 22: SIMULATE BEHAVIORAL MODEL

16. That wave form window having option to zoom out, zoom in to analyze the wave form clearly in order to understand behavior of design




FIGURE 23: OUTPUT OF THE DESIGN

CHAPTER-6

VERILOG HDL

Verilog is one amongst the chief regular Hardware Description Languages (HDL) utilized by PC circuit (IC) architects. HDL's licenses style to be recreated before inside the outline cycle in order to right mistakes or try different things with totally diverse models. Styles spoke to in lipoprotein zone unit innovation free, easy to style and redress, and range unit now and then a considerable measure of decipherable than schematics, fundamentally for enormous circuits.

The Verilog is utilized to clarify the partner advanced rationale circuit is an interconnection of ports. The displaying strategies zone unit

Basic (Structural),

Behavioral.

Dataflow.

6.1 MODELING TECHNIQUES

6.1.1 DATA STREAM

In this form we can depict the parts without a moment's delay by the connection among them.

Module is a catchphrase which signifies the relationship between particular components within it. The module call is and entryway that is having data sources and yields are pronounced as in the bracket.

The dole out statement is a watchword which indicates plays out the operation particular. At that point it will spare the expense in the left hand aspect operand. endmodule proclamation means that completing touch of module.

6.1.2 BEHAVIORAL

That is the demonstrating method that is utilized to characterize the element without knowing it. We can adaptation the behavior. We can outline the issue by method for its conduct best.

The dependably watchword recommends a free running technique. This proposes zero running test system. When an always obstruct achieved its give, it's far rescheduled (yet again). Parameters inside the Parenthesis are called affectability posting. The affectability list which recommends while information sources are assessed then constantly square can be accomplished.

The if else proclamation is comparable like as in C. while the separate affirmation is right comparing outcomes may be expert.

6.1.3 STRUCTURAL DEMONSTRATING

That is utilized to format an intricate module the utilization of straightforward sub module of it. The sub modules or the added substances which can be utilized routinely inside the bigger applications. These techniques will make complex applications yet basic design.

6.2 MODULES

In Verilog, circuit added substances are planned inside a module. Modules can fuse both basic and behavioral explanations. Auxiliary proclamations constitute circuit segments like rationale doors, counters, and chip. Behavioral degree proclamations are customizing explanations that have no immediate mapping to circuit added substances like circles, ifthen articulations, and jolt vectors which may be utilized to practice a circuit. Underneath code demonstrates an occurrence of a circuit and an investigate seat module. A module begins off developed with the watchword module joined by utilizing a non-mandatory module name and a non-necessary port rundown. The essential thing phrase end module closes a module.

6.3 STRUCTURAL DESIGN WITH GATE AND DELAY OPERATOR

Verilog characterizes some essential practical insight entryways as a part of the dialect. Module some rationale part instantiates two door primitives: the not entryway and the AND entryway. The yield of the door is the primary parameter, and the information sources are whatever remains of the parameters. These primitives are versatile with the goal that you can get more than one information entryways basically by means of including contributions to the parameter posting.

6.4 STRUCTURAL DESIGN WITH ASSIGNMENT STATEMENTS

On the off chance that you have many irregular great judgments, the door primitives of the previous segment are dreary to utilize in light of the fact that all the inner wires should be announced and set up viably. Every once in a while, it's miles less muddled to simply depict a circuit the use of an unmarried Boolean condition. In Verilog, Boolean conditions that have practically identical planning houses as the door primitives are portrayed the use of a constant mission statement.

6.5 STRUCTURAL DESIGN WITH USING MODULES

Verilog helps progressive design by utilizing allowing modules to instantiate different modules. As a matter of course the planning inside a module is controlled through the module itself. However, modules can be characterized to have parameterized delays like the put off administrator utilized with entryway primitives. In the module definition, utilize the parameter watchword to make puts off variables. Parameters additionally can be utilized to change other scalar qualities in the module. At the point when the module is instantiated then you could supersede the put off qualities utilizing the documentation.

6.6 BEHAVIORAL DESIGN WITH INITIAL AND ALWAYS BLOCKS

Behavioral code is utilized to portray circuits at a more dynamic level then the basic level explanations we have concentrated on. All Behavioral code happens inside either an underlying square or in a generally piece. A module can contain various preparatory and continually pieces. These behavioral pieces consolidate explanations that oversee reenactment time, realities take the path of least resistance articulations (like assuming then and case proclamations), and closing off and non-blocking proclamations.

- A beginning piece executes when all through a reenactment. Preparatory pieces are for the most part used to instate variables and to clarify jolt waveforms which exercise which weight the reproduction.
- An ordinarily piece continually rehashes its execution for the span of a recreation. Consistently squares generally join behavioral code that models the genuine circuit operation.

All through a recreation each dependably and each preparatory square start to execute at time zero. Each piece executes at the same time with each auxiliary articulation and all the distinctive behavioral squares. The accompanying example shows a behavioral SRAM form. The underlying square units the memory cells to 0 at startup. The always square executes at whatever point there's a substitute on the compose oversee line, the chip pick line, or the location transport. As a workout, propagation and glue this code into a Verilog document and compose a test seat to practicing the model

6.7 STRUCTURAL DATA TYPES: WIRE AND REG

Verilog bolsters basic data sorts alluded to as nets which model equipment associations between circuit added substances. The two most regular auxiliary data sorts are wire and reg. The string nets act like genuine wires in circuits. The regtype keep their qualities till some other expense is set on them, much the same as a check in equipment thing. The assertions for twine and enroll pointers are inside a module however open air any underlying or typically square. The preparatory condition of a register is x obscure, and the preparatory country of a twine is z.

Ports: Modules speak with each other through ports, the cautions ordered in the parameter list at the highest point of the module. Ports can be of sort in, out, and in out. Right here are three oversimplified controls for coordinating the basic records kind to the sort of port:

6.8 BEHAVIORAL DATA TYPES: INTEGER, REAL, AND TIME

The sorts in whole number and genuine are helpful records sorts to apply for checking in behavioral code pieces. Those data sorts act like their counter parts in other programming dialects. on the off chance that you at some point or another arrangement to blend your behavioral code you then could likely need to abstain from utilizing these records sorts because of the reality they habitually combine huge circuits. The information kind time can safeguard a unique test system esteem known as reenactment time which is extricated from the gadget trademark \$time. The time insights might be utilized to help you investigate your recreations

6.9 NUMBER SYNTAX

Numbers in Verilog are inside the accompanying arrangement the scale is always exact as a decimal reach. On the off chance that no is exact then the default length is no less than 32bits and can be expansive relying upon the gadget. legitimate base configurations are 'b, 'B, 'h, 'H'd, 'D, 'o, 'O for twofold, hexadecimal, decimal, and octal. Numbers comprise of series of digits (0-9, A-F, a-f, x, X, z, Z). The X's mean obscure, and the Z's recommend unreasonable impedance If no base design is itemized the wide assortment is accepted to be a decimal amount.

6.10 BEHAVIORAL DESIGN WITH BLOCKING AND NONBLOCKING STATEMENTS

There are 2 types of undertaking articulations: hindering the utilization of the administrator and non-barricading the use of the administrator. Closing off assignments act like successive code proclamations and execute while they are known as non-blocking time table occasions to happen at a while inside what's to come. This will be troublesome because of the reality strains that show up after a non-closing off attestation execute at the equivalent time as the non-blocking statement. Here are a couple of illustrations:

6.11 ARRAYS, VECTORS, AND MEMORIES

Verilog underpins three comparable measurements frameworks alluded to as Arrays, Vectors, and recollections. Clusters are utilized to save various things of the same sort. Vectors are utilized to symbolize multi-bit transports. What's more, memories are varieties of vectors which can be gotten to much like equipment recollections. Look at the accompanying case to choose an approach to reference and utilize the unprecedented actualities structures.

CHAPTER-7 SIMULATION & SYNTHESIS RESULTS

7.1 SYNTHESIS RESULTS

Left Side	Right Side	Left Side	Right Side	Status Stop
Trains	Trains	Status	Status	Gate
0000	0001	0	1	1
0100	0000	1	0	1
0010	0001	1	0	1
1000	1000	1	0	1

Case 1: There is train on right side i.e. here 0001 say superfast so we check for left side since there is no train, gates are open for both the trains as from the given algorithm.

Case 2: There is train on left side i.e. here 0100 say passenger so algorithm checks for right side since there is no train, gates are open for both the trains as from the given algorithm.

Case 3: When there are trains on both sides say express on left and goods on right so from Table (1) priority is given to left side train.

Case 4: When there are trains with equal priority on both sides then we assume left train is given highest priority from Table (1).

FIGURE 24: RESULT




FIGURE 25: SYNTHESIS RESULTS 1




FIGURE 26: SYNTHESIS RESULTS 2

53




FIGURE 27: SYNTHESIS RESULTS 3




FIGURE 28: SYNTHESIS RESULTS 4

54

7.1.1 RTL SCHEMATIC (SYNTHESIS)




FIG.7.1: FPGA implementation

Timing detail:

The timing report shown in Table (6) contains the summary of implemented design that justifies the characterization of the logic design. It gives the total delay (sum of gate delay and net delay for each configuration of number of paths/destination ports. Speed grade is the minimum level of performance given by Xilinx. It consists of thousands of delays which are tested on every device, and used by the Xilinx software to properly place and route the designs to attain proper timing. Gate delay gives the total time taken from input becoming stable to output becoming stable and valid to change. Net delay is the difference between the time when the signal is applied to net and the time when it reaches other devices on the same net. Total delay is sum of gate delay and net delay.

7.2 SIMULATION RESULT

In this project we implemented Train Collision Avoidance System using Verilog. To avoid train accidents, we have given priorities to the trains and diverted them. The main intention of this project is to prevent collision. Some simulation results are shown in below Figures 7, 8, 9. It indicates that left superfast and right superfast are arriving. According to priority Table (1), the preference is given for left train and gate stop should be closed for right train which is indicated by high (1) signal.




FIGURE 29: SIMULATION RESULT 1




FIGURE 30: SIMULATION RESULT 2

CHAPTER-8

ADVANTAGES & APPLICATIONS

ADVANTAGES

- ❖ 100% ACCURACY.
- ❖ SAVE LARGE NUMBER OF PEOPLE LIFE.
- ***** EASY TO IMPLIMENT
- **♦** HIGH SECURITY

APPLICATIONS

❖ USED IN INDIAN RAILWAYS

CHAPTER-9

CONCLUSION & FUTURE SCOPE

CONCLUSION

In this project, we successfully implemented Train Collision Avoidance System using Verilog. When two trains appear on same track, they collide leading to severe accidents. To avoid train collisions, we have developed an efficient algorithm which is cost effective, and can be easily implemented in no time. By proper implementation of this algorithm many human lives can be saved and lot of property can be protected from being damaged. This project can work under any circumstances because it is based on code and doesn't require that much human labour. Without any human intervention the trains will deviate according to the priority given. We have clearly explained with few examples and verified with respective outputs and simulation. The results shown in this project will increase the reliability of safety in railway transportation. Thus in near future we can expect lot of development in railway system which in turn gives a great push to economy.

FUTURE SCOPE

We are doing latest one and we can improve by further in local trains and metro trains also.

REFERENCES

- [1] Arun.P, Saritha.S, K.M. Martin, Madhukumar.S "Simulation of ZigBee based TACS for collision detection and avoidance for railway traffic.," in International conference on advanced computing & communication technologies for high performance application, paper ID 51, June 2012.
- [2] T. Dhanabalu, S. Sugumar, S. Suryaprakash, A. VijayAnand "Sensor based identification system for train Collision Avoidance", in IEEE Sponsored 2nd International Conference on Innovation in Information Embedded and Communication Systems, 2015.
- [3] M. Gao, K. He, H. Liu, F. Sun, "Design and Development of Autonomous Driving Train" IEEE,2010.
- [4] S. Gautam, S. Nemade, T. Sakla "Simulation of an anti-collision system on same track for railways", in International Journal of Engineering and Technology, Vol.2(9),2010.
- [5] Marina Aguado, Eduardo Jacob, Purification Saiz, "Railway Signalling Systems and New Trends in Wireless Data Communication", 2005 IEEE.
- [6] Zehang Sun, George Bebis, and Ronald Miller, "On Road Train Detection: A Review" IEEE Transactions On Pattern Analysis And Machine Intelligence, Vol. 28, No. 5, May 2006.
- [7] Seema Chouhan "Railway Anti -Collision System using DSLR Sensor", in International Journal Of Engineering Sciences & Research Technology (Ijesrt) ISSN: 2277 -9655 March, 2014 [1199 -1202].
- [8] Dr. Seetaiah Kilaru, Hari Kishore K, Sravani T, Anvesh Chowdary L, Balaji T "Review and Analysis of Promising Technologies with Respect to fifth Generation Networks", 2014 First International Conference on Networks & Soft Computing, ISSN:978 1 -4799 -3486 -7/14,pp.270 -273,August2014.
- [9] Meka Bharadwaj, Hari Kishore "Enhanced Launch -Off-Capture Testing Using BIST Designs" Journal of Engineering and Applied Sciences, ISSN No: 1816 -949X, Vol No.12, Issue No.3, page: 636 -643, April 2017.

- [10] P Bala Gopal, K Hari Kishore, R.R Kalyan Venkatesh, P Harinath Mandalapu "An FPGA Implementation of On Chip UART Testing with BIST Techniques", International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14, pp. 34047-34051, August 2015.
- [11] A Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process" Journal of Engineering and Applied Sciences, ISSN No: 1816 -949X, Vol No.11, Issue No.12, page: 2643 -2650, December 2016.
- [12] Mahesh Mudavath, K Hari Kishore, D Venkat Reddy "Design of CMOS RF Front End of Low Noise Amplifier for LTE System Applications Integrating FPGAs" Asian Journal of Information Technology, ISSN No: 1682 -3915, Vol No.15, Issue No.20, page: 4040 -4047, December 2016.
- [13] N Bala Dastagiri, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs" Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.43, Page: 1-6, November 2016.
- [14] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm" Indian Journal of Science and Technology, ISSN No: 0974 -6846, Vol No.9, Issue No.47, page: 1 -4, December 2016.
- [15] Meka Bharadwaj, Hari Kishore "Enhanced Launch -Off-Capture Testing Using BIST Designs" Journal of Engineering and Applied Sciences, ISSN No: 1816 -949X, Vol No.12, Issue No.3, page: 636 -643, April 2017.
- [16] N Bala Dastagiri,, K Hari Kishore "Analysis of Low Power Low Kickback Noise in Dynamic Comparators in Pacemakers" Indian Journal of Science and Technology, ISSN No: 0974 -6846, Vol No.9, Issue No.44, page: 1 -4, November 2016.