Instruction format

* computer peroporm task on basis of instruction
Provided.

* Instruction in comp comprises & guoups called fields.

* common fields:

1) operation field

- specifies the operation to be performed like addition

2) Address field

- which contain the location of oprand, that is register or memory location
- 3) Mode field

- specifies how oppound is to be founded.

* Instruction is of Various length depending upon the no. of addresses it contain.

* CPU organisation are of 3 types on the basis of no. of address field.

- 1) single accumulator org involves acc
- 2) Greneral register org -> only registers for computation.
- 3) Stack org.

ane classified as

- i) Zeno address (ADB (SP)+, (SP)
- in) one address ADD R, AC -ACTR,
- 111) Two address ADDR, R2 R, ER, +R2
- iv) Thuee address ADP R,, R, R, R3 or ADD A, B, C M[A] = M[B]+M[C]

---- 3.3

Zeno address

converting x to post lix expression:

ABC*+DEF*-GH*+/

Zero address code

PUSH A TOS -A

PUSH B TOSE B

PUSH C TOS + C

Pluste MUL TOS - B* C

ADD TOSE A+B*C

PUSH D TOSE D

PUSH E TOSK E

PUSH F TOSE F

MUL TOSK-E*F

× 404

094

1 1 4

1 (2 2 2)

$$\chi = (A+B)*(T+Q)$$

Postfix

AB+TQ+*

zero add code

PUSH A TOS←A
PUSH B TOS←B

ADD TOSE A+B

PUSH T TOSET

PUSH Q TOSE Q

ADD TOS - T+Q

MOL TOS (A+B) *(T+Q)

POPX

9 14264

11. 1. 1.

```
3) X= A-B+C*(D*E-F)
         GI+H*I
 Post fix
  AB-CDE*F-*+GHI*+#/
                          1 121 1
          TOS CA
   PUSH A
                         1 10 1
            TOSE B
   PUSH B
                          7 1 10 1
            TUS - A-B
   SUB
            TOSEC
   PUSH C
            TOSK P
            TOSK E
   PUSH D
   PUSH E
             TOS L DXE
   MUL
       F TOSK F
   PUSH
                          HIVIT
          TOSED*E-F
   SUB
             TOSE C*(D*E-F)
   MUL
           TOSE A-B+C*(PXE-F)
   APD
   PUSH G
             TOSK H
   PUSH H
                          S CAO !
             TUSE I
   PUSH I
          TOSE H*I
   MUL
         TOSE GITHXI
   APP
         TOSE A-B+C & (PNE-F)/6HHA
    ADD
   DIV
```

POP X

one address

LOAD E ACLM[E]

MULF ACHACX M[F]

14 12

A 1 1 1 0 1

3 19 2 9 4

U 113. 4

7 11 - - 1

11131

2 V 11

100

H HOUN

C 1 50 70

STORE T MIT] LE*F

LOAD D ACK MCD]

SUBT AC-D-E*F

STORET MICTI - AC

LOAD G ACE M[G]

MULH ACE AC*M[H]

ADD T AC+ AC+MCT]

STORET MOLTJ - D-E*F + G*H

LOAP B AC - M[B]

MUL C ACKMEC]

ADD A ACEACHN[A]

DIV T ACHACIMET]

STORE X MEXJ CAC

```
There address
Two address
    X = A+B*C
D-E*F+G*H
  MOV RIBINATION RICES
  MUL RICCI RICE RICES RIXMECT
  ADD RIA RICE RITHOUND
 MOV R_2, D R_2 \leftarrow MCDJ

MOV R_3, E R_3 \leftarrow MCEJ

MUL R_3, F R_3 \leftarrow R_3 * MCFJ
          R3 R2 - R2 - R831 e9 e9 0014
  SUB R2, R3
              R3 (MCG) C91,91X
  MOV R3, G1
               R3 KM[H]
  MUL R3, H
               R2 = R2 + R3
  ADD R21R3
                R, CRIIR2
       RIIR2
                MCXJE RI
  MOV X, R,
```

MUL
$$R_1,B,C$$
 $R_1 \leftarrow MCBJ * MCCJ$

ADD R_1,R_1,R $R_1 \leftarrow R_1 + MCBJ$

MUL R_2,E,F $R_2 \leftarrow MCEJ * MCFJ$

SUB R_2,D,R_2 $R_2 \leftarrow MCDJ - R_2$

MUL R_3,G_1H $R_3 \leftarrow MCGJ * MCHJ$

ADD R_2,R_2IR_3 $R_2 \leftarrow R_2+R_3$

DIV $X_1R_1IR_2$ $X \leftarrow R_1IR_2$

11-111/11/11/11/11

1111-19

1-4

自然十五年 一年 一年 一年 一年 一年 一年 一年 一年 一年 1111年

24.4 11.1

4 , 1