


→ To enhance CPU performance
methods:

* faster circuits
* ~~manipulating~~ ^{new} hardware, so
as to increase performance


But these methods could be costly & difficult to implement

So we use pipelining



eg: $P_1, P_2, P_3 \Rightarrow$ processes

$C_1, C_2, C_3 \Rightarrow$ customers




Time	1	2	3	4	5
$C_1 \Rightarrow$	P_1	P_2	P_3		
$C_2 \Rightarrow$	—	P_1	P_2	P_3	
$C_3 \Rightarrow$	—	—	P_1	P_2	P_3

no pipelining:

Time	1	2	3	4	5	6	7	8	9
$C_1 \Rightarrow$	P_1	P_2	P_3						
$C_2 \Rightarrow$	—	—	—	P_1	P_2	P_3			
$C_3 \Rightarrow$	—	—	—	—	—	—	P_1	P_2	P_3

Pipelining \Rightarrow Time \downarrow



Definition:

* Process of arrangement of existing/new hardware elements of CPU such that overall performance is increased.


* Simultaneous execution of more than 1 instruction in the processor.

* overlapping instructions.


stages: parallel instructions take place

* To assess how many stages \Rightarrow we use RISC (reduced instruction set architecture)

\hookrightarrow 5 stages
* Space time diagram: real time realization



* interface registers / latches store intermediate results



PIPELINING:

5 stages:

Instruction fetched and stored in register, then we decode (calculated EA) using addressing mode we find operand, we perform this operation in ALU, execute it & write back it.

- * IF
- * ID
- * EX
- * MEM
- * WB


eg: If we have $P = 8I$
 \downarrow
8 instructions (I1 - I8)
each instruction has to complete 5 stages

* non pipelined: 1 stage = 1 cc [1 cc = 1 stage = \square]
 5 stages = 5 clock cycle [$\square\square\square\square\square$]

Q80 $8 \times 5 \text{ cc} = 40 \text{ clock cycles}$.

* pipelined.

* Draw space time / phase time diagram



$k = \text{no of stages}$
 $n = \text{no of instructions}$

$$\begin{aligned} \text{Total CC} &= k + (n - 1) \\ &= 5 + (8 - 1) \\ &= 12 \text{ CC} \end{aligned}$$

$\text{CPI} \approx 1$ (clock per instruction)

→ If $k=5$, $n=1000$
 eg: $\text{CC} = 5 + (999) = 1004$
 $\text{CPI} = \frac{1004}{1000} \approx 1$


} This is practically not possible

Speed up: $\frac{\text{non pipelined}}{\text{pipe lined}} = \frac{40}{12} = 3.333$

efficiency / utilization: $\frac{\text{utilized boxes}}{\text{Total boxes}} = \frac{40}{60} = \frac{2}{3}$


Hazards in pipelining

- * In pipelining, $CPI \approx 1$, but its tough to achieve
- * The hazards cause this difficulty which causes delay



Read After Write:

eg: $R_2 \leftarrow R_2 + R_3$
 $R_5 \leftarrow R_2 + R_4$




* I_1 enters stage 1 & IF happens.
 @ 2nd ms, I_1 does OF & I_2 does IF, @ 3rd ms
 I_1 does execution, I_2 does OFC but the value of
 R_2 must be the one after written back which
 is @ 5th ms).

Structural Hazard :-

* When multiple instructions use

same resources



ID → to find location of operand

@ CC4, I_1 loads & stores value in memory.

I_2 fetches instruction from memory
* both instructions using same resource (memory)

* To prevent this we stall C1 + pip stall per ins), we create bubbles

* If we stall, $CPI \neq 1$.

* In this case, the hazard occurs in von-Neuman. If Harvard, data & instructions are saved separately so no prob.

Solution :

* Resources duplication

* use pipelining for resources also

* Rename the resources


* change in ordering (I_2 executed later)

Control Hazards:

* All instructions which change the PC leads to control hazard.

* branch conditions (eg: function call)

* When branch condition occurs, the sequential incrementation PC is broken.



eg: Bneq $R_1, 2000$

↓
branch when R_1
not equal to 0

$R_1 = 0$


$R_1 \neq 0$

no prob

branch

address 2000

↓
data in 2000)



* Consider, if $I_2 \Rightarrow \text{bneq } R_1, 2000$

* In I_2 , (IF, ID, EX, MEM happens)
the value of add (2000) is written back
in 6th cc only.

* until then I_3, I_4, I_5 have already
fetched instruction from PC (1008, 1012, 1016)
This is now flushed (performance
hampered)

Solution:


Stall:

* ALU performs EX, so @ that
time if ALU would have identified
that $R_1 \neq 0$. so we stall I_3 there islf.

Read After write:

$I_1 : R_3 \leftarrow R_1 + R_3$ (write)

$I_2 : R_5 \leftarrow R_3 + R_4$ (read)



* data inconsistency

	Source Domain	dest Range
I_1	R_1, R_3	R_3
I_2	R_3, R_4	R_5

$I_1(\text{range}) \cap I_2(\text{Domain}) \neq \phi$
 \rightarrow * RAW data hazard

write after Read hazard:

$I_1: R_1 \leftarrow R_2 * R_3$
 $I_2: R_2 \leftarrow R_4 + R_5$

(read) 200 10 20
 (write) 70 30 40

If I_2 performs
 b4 I_1 , WAR hazard
 occurs
 (generally doesn't
 occur in 4, 5 stage pipeline)

* occurs in auto increment addressing
 mode (any increment (write) happens first,
 then is read)

	Domain	Range
I_1	R_2, R_3	R_1
I_2	R_4, R_5	R_2

$\text{Domain}(I_1) \cap \text{Range}(I_2) \neq \phi$

\rightarrow * WAR hazard

write after write:

$I_1: R_3 \leftarrow R_1 * R_2$
 $I_2: R_3 \leftarrow R_4 + R_5$

200 10 20
 100 50 50

* If delay (if *
 takes more time than +)
 (or) parallel instructions
 concurrency occurs.

* correct value shld be 100, but due
 to ~~the~~ ~~for~~ WAW, the val becomes 200
 which is wrong.

* doesn't generally occur in 4, 5 stage pipeline.

* occurs in parallel computing

	Domain	Range
I_1	$R_1 R_2$	R_3
I_2	$R_4 R_5$	R_3

$\text{Range}(I_1) \cap \text{Range}(I_2) \neq \emptyset$

WAW hazard

Addressing

* Addressing modes specify where an operand is located.

* They can specify a constant, a register (or) memory location.

* The actual location of operand is its EA.
* certain addressing modes allow us to determine address of operand dynamically.

Instruction types

* data movement

* arithmetic

* boolean

* bit manipulation

* I/O

* control transfer

* special purpose