

Instruction format

* computer perform task on basis of instruction provided.

* Instruction in comp comprises of groups called fields.

* common fields:-

1) operation field

- Specifies the operation to be performed like addition

2) Address field

- which contain the location of operand, that is register or memory location

3) Mode field

- Specifies how operand is to be found.

* Instruction is of various length depending upon the no. of addresses it contain.

* CPU organisation are of 3 types on the basis of no. of address field.

1) single accumulator org → involves acc

2) General register org → only registers for computation.

3) Stack org.

* on the basis of no. of addresses, instructions are classified as

- i) Zero address $(ADD (SP)+, (SP))$
- ii) One address $ADD R_1, AC \leftarrow AC + R_1$
- iii) Two address $ADD R_1, R_2 \quad R_1 \leftarrow R_1 + R_2$
- iv) Three address $ADD R_1, R_2, R_3$ or $ADD A, B, C$
 $M[A] = M[B] + M[C]$

Zero address

$$1) \quad X = \frac{(A + B * C)}{(D - E * F + G * H)}$$

TOS \rightarrow TOP of stack

Converting X to postfix expression:-

$A B C * + D E F * - G H * + /$

Zero address code

	cmnts
PUSH A	TOS \leftarrow A
PUSH B	TOS \leftarrow B
PUSH C	TOS \leftarrow C
PUSH MUL	TOS \leftarrow B * C
ADD	TOS \leftarrow A + B * C
PUSH D	TOS \leftarrow D
PUSH E	TOS \leftarrow E
PUSH F	TOS \leftarrow F
MUL	TOS \leftarrow E * F

SUB	$TOS \leftarrow D - E * F$
PUSH G	$TOS \leftarrow G$
PUSH H	$TOS \leftarrow H$
MUL	$TOS \leftarrow G * H$
ADD	$TOS \leftarrow D - E * F + G * H$
DIV	$TOS \leftarrow A + B * C / D - E * F + G * H$
POP X	TOS

2) $X = (A + B) * (T + Q)$

Postfix

$A B + T Q + *$

Zero add code

PUSH A	$TOS \leftarrow A$
PUSH B	$TOS \leftarrow B$
ADD	$TOS \leftarrow A + B$
PUSH T	$TOS \leftarrow T$
PUSH Q	$TOS \leftarrow Q$
ADD	$TOS \leftarrow T + Q$
MUL	$TOS \leftarrow (A + B) * (T + Q)$
POP X	

$$2) \quad X = \frac{A - B + C * (D * E - F)}{G + H * I}$$

Post fix

$$A B - C D E * F - * + G H I * + /$$

PUSH A	TOS ← A
PUSH B	TOS ← B
SUB	TOS ← A - B
PUSH C	TOS ← C
PUSH D	TOS ← D
PUSH E	TOS ← E
MUL	TOS ← D * E
PUSH F	TOS ← F
SUB	TOS ← D * E - F
MUL	TOS ← C * (D * E - F)
ADD	TOS ← A - B + C * (D * E - F)
PUSH G	TOS ← G
PUSH H	TOS ← H
PUSH I	TOS ← I
MUL	TOS ← H * I
ADD	TOS ← G + H * I
ADD	TOS ← A - B +
DIV	TOS ← (A - B + C * (D * E - F)) / (G + H * I)
POP X	

One address

$$X = \frac{A + B * C}{D - E * F + G * H}$$

LOAD E	$AC \leftarrow M[E]$
MUL F	$AC \leftarrow AC * M[F]$
STORE T	$M[T] \leftarrow E * F$
LOAD D	$AC \leftarrow M[D]$
SUB T	$AC \leftarrow D - E * F$
STORE T	$M[T] \leftarrow AC$
LOAD G	$AC \leftarrow M[G]$
MUL H	$AC \leftarrow AC * M[H]$
ADD T	$AC \leftarrow AC + M[T]$
STORE T	$M[T] \leftarrow D - E * F + G * H$
LOAD B	$AC \leftarrow M[B]$
MUL C	$AC \leftarrow AC * M[C]$
ADD A	$AC \leftarrow AC + M[A]$
DIV T	$AC \leftarrow AC / M[T]$
STORE X	$M[X] \leftarrow AC$

Two addresses

$$X = \frac{A+B*C}{D-E * F + G * H}$$

MOV R₁, B R₁ ← M[B]

MUL R₁, C R₁ ← ~~M[B]~~ R₁ * M[C]

ADD R₁, A R₁ ← R₁ + M[A]

MOV R₂, D R₂ ← M[D]

MOV R₃, E R₃ ← M[E]

MUL R₃, F R₃ ← R₃ * M[F]

SUB R₂, R₃ R₂ ← R₂ - R₃

MOV R₃, G R₃ ← M[G]

MUL R₃, H R₃ ← ~~R₃~~^{R₃} * M[H]

ADD R₂, R₃ R₂ ← R₂ + R₃

DIV R₁, R₂ R₁ ← R₁ / R₂

MOV X, R₁ M[X] ← R₁

Three address

$$X = \frac{A+B*C}{(D-E*F + G*H)}$$

MUL R₁, B, C

$$R_1 \leftarrow M[B] * M[C]$$

ADD R₁, R₁, A

$$R_1 \leftarrow R_1 + M[A]$$

MUL R₂, E, F

$$R_2 \leftarrow M[E] * M[F]$$

SUB R₂, D, R₂

$$R_2 \leftarrow M[D] - R_2$$

MUL R₃, G, H

$$R_3 \leftarrow M[G] * M[H]$$

ADD R₂, R₂, R₃

$$R_2 \leftarrow R_2 + R_3$$

DIV X, R₁, R₂

$$X \leftarrow R_1 / R_2$$