

3. Solve the $100011110 / 10111$ by using the Restoring and non-restoring method using algorithms.

Dividend $\rightarrow 100011110$

Divisor $\rightarrow 10111$

$$-B \Rightarrow B+1 \Rightarrow 1111101000$$

$$\Rightarrow 0000010111$$

1111101001

Restoring:

Comments	A	Q	count
Shift left $A = A - B$	$ \begin{array}{r} 0000000000 \\ 0000000001 \\ \hline 1111101001 \end{array} $	$ \begin{array}{r} 100011110 \\ 00011110 \boxed{0} \end{array} $	9
Set Q ₀	$ \begin{array}{r} 1111101010 \\ \underline{0000010111} \end{array} $	$ \begin{array}{r} 00011110 \boxed{0} \\ \uparrow \end{array} $	
Restore A	$ \begin{array}{r} \underline{0000000001} \end{array} $	$ \begin{array}{r} 00011110 \boxed{0} \end{array} $	
Shift left $A \leftarrow A - B$	$ \begin{array}{r} 0000000010 \\ 1111101001 \\ \hline 1111101011 \end{array} $	$ \begin{array}{r} 00111100 \boxed{0} \\ \uparrow \end{array} $	8
Set Q ₀	$ \begin{array}{r} 1111101011 \\ \underline{0000010111} \end{array} $	$ \begin{array}{r} 00111100 \boxed{0} \\ \uparrow \end{array} $	
Restore	$ \begin{array}{r} \underline{0000000010} \end{array} $	$ \begin{array}{r} 00111100 \boxed{0} \end{array} $	
Shift left $A \leftarrow A - B$	$ \begin{array}{r} 0000000010 \\ 0000000100 \\ \hline 1111101001 \end{array} $	$ \begin{array}{r} 00111100 \boxed{0} \\ 01111000 \boxed{0} \end{array} $	7
Set Q ₀	$ \begin{array}{r} 1111101011 \\ \underline{0000010111} \end{array} $	$ \begin{array}{r} 01111000 \boxed{0} \\ \uparrow \end{array} $	
Restore A	$ \begin{array}{r} \underline{0000000100} \end{array} $	$ \begin{array}{r} 01111000 \boxed{0} \end{array} $	

contents	A	B	count
Shift left	000001000 111101001	11110000□	6
A < A-B	1111110001		
Set Q ₀	0000010111	11110000□	
Restore	0000001000	11110000□	
Shift left	0000010001 111101001	11100000□	5
A < A-B	111111010		
Set Q ₀	0000010111	11100000□	
Restore	0000010001	11100000□	
Shift left	0000100011 111101001	11000000□	4
A < A-B	0000001100	11000000□	
Set Q ₀		11000000□	
Shift left	0000011001 111101001	10000001□	3
A < A-B	0000000010	10000001□	
Set Q ₀		10000001□	
Shift left	00000000101 1111101001	00000011□	2
A < A-B	1111101110		
Set Q ₀	0000010111	00000011□	
Restore	0000001011	00000011□	
Shift left	0000001010 111101001	00000110□	1
A < A-B	1111110011		
Set Q ₀	0000010111	00000110□	
Restore	0000001010	00000110□	

$$A = 1100 \Rightarrow \text{Quotient} = 12$$

19M1D0053

$$A = 1010 \Rightarrow \text{Remainder} = 10$$

Non-restoring:

Comment

Comment	A	Q	Count
shift left A < A-B Set Q ₀	$\begin{array}{r} 0000000000 \\ 11110101010 \\ \hline 0000000001 \end{array}$ $\underline{\underline{1111101010}}$	$\begin{array}{r} 000011110 \\ 00011110\Box \\ 00011110\Box \end{array}$	9
shift left A < A+B Set Q ₀	$\begin{array}{r} 1111010100 \\ 00000010111 \\ \hline 1111101011 \end{array}$	$\begin{array}{r} 00111100\Box \\ 00111100\Box \end{array}$	8
shift left A < A+B Set Q ₀	$\begin{array}{r} 1111010100 \\ 0000010111 \\ \hline 1111101101 \end{array}$	$\begin{array}{r} 01111000\Box \\ 01111000\Box \end{array}$	7
shift left A < A+B Set Q ₀	$\begin{array}{r} 1111011010 \\ 0000010111 \\ \hline 1111101101 \end{array}$	$\begin{array}{r} 11110000\Box \\ 11110000\Box \end{array}$	6
shift left A < A+B Set Q ₀	$\begin{array}{r} 1111011010 \\ 0000010111 \\ \hline 1111110001 \end{array}$	$\begin{array}{r} 11110000\Box \\ 11110000\Box \end{array}$	5
shift left A < A+B Set Q ₀	$\begin{array}{r} 1111100011 \\ 0000010111 \\ \hline 1111110101 \end{array}$	$\begin{array}{r} 111100000\Box \\ 111100000\Box \end{array}$	4
shift left A < A+B Set Q ₀	$\begin{array}{r} 1111110101 \\ 0000010111 \\ \hline 0000001100 \end{array}$	$\begin{array}{r} 11000000\Box \\ 11000000\Box \end{array}$	3
shift left A < A-B Set Q ₀	$\begin{array}{r} 0000011001 \\ 0000010111 \\ \hline 0000000000 \end{array}$	$\begin{array}{r} 10000000\Box \\ 10000000\Box \end{array}$	2
shift left A < A-B Set Q ₀	$\begin{array}{r} 00000000101 \\ 1111101001 \\ \hline 111110110 \end{array}$	$\begin{array}{r} 000000011\Box \\ 000000011\Box \end{array}$	1

comments	A	Q	count
shift left	1111011100	0000001100	1
$A \leftarrow A + B$	<u>0000010111</u>	<u>0000001100</u>	
get Q, 0	<u>1111110011</u>		
$A \leftarrow A + B$	1111110011 0000010111 <u>0000001010</u>	000001100	0
Quotient	0000001100	1100	12
Remainder	0000001010	1010	10

⑤ Discuss the algorithm for multiplication of -8×-14 . How the sign magnitude is handled.

$$BR = 11000 \quad QR = -14 = 10010$$

$$\bar{BR} + 1 = 01000$$

comment	AC	QR	Qnt1	SC
shift right	00000 ↓↓↓↓↓ 00000	10010 01001	0 0	5
$A \leftarrow A +$ $\bar{BR} + 1$	00000 01000 ↓↓↓↓↓ 01000	01001	0	4
shift.	00100 ↓↓↓↓↓ 11000	00100	1	
$A \leftarrow A +$ BR	00100 11000 ↓↓↓↓↓ 11110	00010	0	3
shfr.	11110 ↓↓↓↓↓ 11111	00010 00001	0 0	2
$A \leftarrow A + \bar{BR}$ +1	11111 01000 ↓↓↓↓↓ 00111	00001 10000	0 1	1
shfr.	00001 ↓↓↓↓↓ 00011			


$$\therefore 0001110000 = 112$$

$$-8 \times -14 = 112.$$

The signed magnitude representation of binary number must have either 0 (or) 1. For the positive signed binary we add '0' to the left most bit. For the given negative decimal number we represent '1' (or) we take 2's complement of it. So that we can get binary number of the negative decimal number.

Multiplicand in BR

Multiplier in QR




10. What is the modification to be done on booth multiplication algorithm when 3 numbers are given


(1000 X 1001 X 0111)

19M1D0053

Hardware for Booth Algorithm:



$A \rightarrow$ Accumulator | $M \rightarrow$ Multiplicand | $Q \rightarrow$ Multiplier.



- ⑪ Justify → "Replacement algorithm not used in cache memory" any other mechanism can be adopted?

Replacement Algorithm:

Replacement algorithm / policies are used in order to attain optimized usage of cache. When cache is full then this decides which piece of data is replaced in order to make space for new data that is currently being used.

An efficient algorithm is that which can take less time and number of cache misses are low and also balancing lost.

Following are some of the algorithms.

→ LRU (Last recently used).

→ FIFO (First in first out).


→ optimal page replacement

FIFO → This keeps track of all pages in the memory in a queue and replace the first occupied data (page) when need to replace.


LRU → This will replace pages which is least recently used.

Optimal → This will replace pages which would not be used for the longest duration of time in future.

(b) Design a hardware and algorithm for multiplying 32 bit x 32 bit.



Algorithm:



- (3) compare & contrast the application of restoring and non-restoring division method for an example $15/2$.

Restoring division \Rightarrow Divisor $\rightarrow 2 = 100101$,

$$\text{Dividend } \Rightarrow 15 = (1111)_2$$

$$B = 0010 ; \bar{B} + 1 = 11110$$

Comment	A	Q	Count
shift left	00000	1111	4
$A \leftarrow A - B$	00001 11110	111□	
Set Q_0	1111 00010	1110	
Restore	0001.		
shift left	00011	110□	3
$A \leftarrow A - B$	11110		
Set Q_0	00001	1101	
shift left	00011	101□	2
$A \leftarrow A - B$	11110		
Set Q_0	00001	1011	
shift left	00011	011□	1
$A \leftarrow A - B$	11110		
Set Q_0	00001	0111	

Remainder $\rightarrow (00001) \Rightarrow 1$

Quotient $\rightarrow (0111) \Rightarrow 7$.

Non-Restoring:

Dividend - 1111. Divisor - 2 = 0010

$$M = 00010$$

$$\bar{M} + 1 = 11110.$$

Comment	A	Q	COUNT
shift left	00000	1111	4
$A \leftarrow A - M$	00001 11110	111□	
Set Q_0	11111	1110	
shift left	11111	110□	3
$A \leftarrow A + M$	00010		
Set Q_0	00001	1101	

comment	A	Q	count
shift left $A \leftarrow A - M$ get Q_0	$\begin{array}{r} 00011 \\ 11110 \\ \hline 00001 \end{array}$	$\begin{array}{r} 101\Box \\ 101\Box \\ \hline \end{array}$	2
shift left $A \leftarrow A - M$	$\begin{array}{r} 00011 \\ 11110 \\ \hline 00001 \end{array}$	$\begin{array}{r} 011\Box \\ 011\Box \\ \hline \end{array}$	1

Remainder $\rightarrow (00001) \Rightarrow 1$
Quotient $\rightarrow (0111) \Rightarrow 7$.

In restoring method, we add divisor when we get Q_0 as 0. In non-restoring we do not add divisor if we get Q_0 as either 0 (or) 1. We reduce the count & proceed the algorithm.

(4) Differentiate the multiplication algorithm & Booth multiplication algorithm with an example of 30×16 .

Multiplication Algorithm:

$$30 \times 16$$

$$B = 11110 \Rightarrow 30; A = 10000 = 16.$$

comment	E	A	Q	S.C.
$Q_n = 0$	0	0 0000	1 0000	5
shfr EAQ	↑	0 0000	0 00100	
$Q_n = 0$	↓	0 0000	0 0100	4
shfr EAQ	0	0 0000	0 0010	
$Q_n = 0$	↓	0 0000	0 0001	3
shfr EAQ	0	0 0000	0 0001	
$Q_n = 1$	0	0 0000	0 0001	2
EA = A + B	0	11110	00001	
shfr EAQ	↓	11110	00000	1
	0	01111	00000	

$$(0111100000)_2 = (480)_{10}$$

$$30 \times 16 = 480.$$

Booth algorithm :-

Multiplicand \times Multiplier

BR \times QR

30 \times 16

$\bar{B}R+1 = 100010.$

$$30 \Rightarrow 11110 \Rightarrow 011110$$

$$16 \Rightarrow 10000 \Rightarrow 010000.$$

Comment	Ac	QR	Qn+1	Sc
shift right	000000 ↓↓↓↓↓↓ 000000	010000 001000	0 0	b
shift right	000000	000100	0	s
shift right	000000	000010	0	4
shift right	000000	000001	0	3
Ac \leftarrow Ac + BR +1	$\frac{100010}{100010}$ ↓↓↓↓↓↓	000001	0	2
shift right	110001	000000	1	
Ac \leftarrow Ac + BR	$\frac{011110}{001111}$ ↓↓↓↓↓↓	000000	0	1
shift right	000111	100000	0	

$$(000111100000) = (480)_{10}$$


$$30 \times 16 = 480.$$

- (15) Device an algorithm for performing $15 \% 3$

$$\text{Dividend } (D) = 15 = 1111$$

$$\text{Divisor } (M) = 3 = 00011$$

$$\bar{M}+1 = 1110$$

Solution:

Comment	A	Q	Count
Shift left $A = A - M$	00000 00001 11101	1111 111□ 111□0	4
Let $Q_0 = 0$	<u>11110</u>		
Shift left $A = A + M$ Let $Q_0 = 1$	11101 00011 <u>00000</u>	110□ 110□1	3

Comment	A	Q	(Sum)
Shift left A = A - M Set Q ₀ = 0	$ \begin{array}{r} 00001 \\ 11101 \\ \hline 11110 \end{array} $	$ \begin{array}{r} 101\boxed{0} \\ 101\boxed{0} \end{array} $	2
Shift left A = A + M Set Q ₀ = 1	$ \begin{array}{r} 11101 \\ 00011 \\ \hline 00000 \end{array} $	$ \begin{array}{r} 010\boxed{0} \\ 010\boxed{1} \end{array} $	1

Remainder \Rightarrow 00000

$$15 / 3 = 0.$$

Q16: Cache memory with the size of 4KB (4 lines) and the virtual memory with the size of 8KB (lines) following reference string is needed for the execution.

12 1 2 3 4 5 6 8 9 10 12 11 8 9 6 7 2 3 12 11

12 1 2 3 4 9 6 7 8 1.

How the execution is carried out?

Virtual Memory - 8KB ; Cache memory - 4KB.

Before the execution all the program (or) string is taken into the main memory and then from main memory it is taken to cache memory to execute.

FIFO									
1	2	1	2	3	4	5	6	7	8
1	1	1	1	1	5	5	5	10	10
2	2	2	2	2	6	6	6	12	12
3	3	3	3	3	8	8	8	11	11
4	1	1	1	1	4	4	4	4	4
4	1	1	1	1	4	4	4	4	4
4	1	1	1	1	4	4	4	4	4
4	1	1	1	1	4	4	4	4	4
4	1	1	1	1	4	4	4	4	4

FIFO :- Hit = 5

Page fault = 27

$$\text{Hit Ratio} = \frac{5}{32} \times 100$$

$$\text{Fault Ratio} = \frac{27}{32} \times 100$$

$$= 15.6\%$$


FIFO (First in First Out) → whichever page arrives into the cache first it will be placed in there.

LRU (Least Recently Used) → Here pages which are not used recently will be removed.

Optimal → Here the pages that are not used for a longest time in future will be removed. As the name suggests it reduces and gives the optimal hit ratio.

(1) Design hardware for storing a 6-bit number in the dynamic RAM.

$$6 \text{ Bit} : - 2^6 = 64 \text{ K} \times 1.$$




Like we have the address bit $A_7 - A_0$ that is 8 lines then we give this 8 line to row address latch & column address latch.

To accumulate 6-bit we need 2^6 memory that is 64 K.

Dynamic RAM (DRAM) :


- slower than S-RAM.
- It stores data as charge on capacitors
- * if capacitor is charged
data 1
- else
data 0.
- Needs refreshing cycle as capacitors have tendency of discharging.
- The term dynamic refers to this tendency of the stored charge to leak away even with power continuously applied.
- volatile → It consists \Rightarrow 1 transistor
1 capacitor.

19M10 0053
→ When read data is lost, so restoring
need to be done.



Here transistor act as switch if transistor is closed \rightarrow allows current flow
 $\text{else} \rightarrow$ No current.

18. Design a DRAM for 128×16 .



Row Address:

- Set row address on address line & stroke RAS.
- Entire row read & stored in column batch
- Contents of row of memory all destroyed.

Column Address:

- Set column address on address line & stroke CAS.

→ Access selected bit :

- READ : transfer from selected column latch to Dout.
- WRITE : set selected column latch to Din.
- REWRITE : write back entire row.

Conventional access : Row + column

RAS CAS .

Page mode : Row + series of columns
Gives successive bits.

- Q1. Designed a cache memory with the size of 4 GB, main memory (16 GB), start the execution of task requiring 3 GB of data, dynamically new requirement of 2 GB of data needed, how can this situation handled in cache memory. 2 GB of required reference strings are

1 2 3 0 4 5 7 0 1 2 2 3 4 5 6 7 8 9 0 0 1 1
page size = 1 GB.

$$\text{Cache size} = 4 \text{ GB} = 2^2 \times 2^{30} \Rightarrow 2^{32} = 32 \text{ bit.}$$

$$\text{Main memory} = 16 \text{ GB} = 2^4 \times 2^{30} \Rightarrow 2^{34} = 34 \text{ bits.}$$

$$\text{No. of lines} = \frac{\text{Cache size}}{\text{Page size}}$$

$$= 4,$$

Optimal page replacement algorithm:

	1	2	3	0	4	5	7	0	1	2	3	4	5	6	7	8	7	0	5	1	1	1
f1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
f2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
f3	3	3	4	5	5	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
f4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4

Optimal
page replacement
algorithm

$$\text{Hit} = 10$$

$$\text{page fault} = 12$$

$$\text{Hit ratio} = \frac{10}{22} \times 100$$

$$\text{Fault ratio} = \frac{12}{22} \times 100$$


$$= 45.45$$

$$= 54.54$$

Q. Assume that different levels of cache are allowed, how this will affect the performance of the system (or) improve the performance of the system.

There are three levels in the cache memory

- * Level 1 (L₁) Cache memory
- * Level 2 (L₂) Cache memory
- * Level 3 (L₃) Cache memory



L₁ is more near to the CPU register. If the data is present in the L₁ cache memory, its performance will be fast and it is small size compared to the remaining 2 levels cache memory.

L₂ is in the middle of L₁ and L₃. If the data is present in the L₂ cache memory then the performance will be little fast not slow, and it is bigger in size compared to the L₁ cache memory.

L₃ is in the nearest to the main memory and it is the biggest Cache memory. If the given data present in the L₃ then the performance of the system is slow.

Affect the performance of system.

→ Cache memory is different in different devices, due to which it quickly slows down your computer.

- If the die cache takes up real estate on the die, it seems possible, the real estate could be used for other purposes.
- Even after you clear the cache memory your system seems to be hang.
- If a CPU locked a cache, program could run more slowly.
- Cache memory has limited capacity. Hence it makes system to hang in certain times.
- Cache memory holds frequently used instructions data which the processor may require next.
- Cache is a small amount of memory.

b) Following requirements are given, Cache memory - 64 KB and the main memory - 128 KB, Frame - 4, discuss the advantage & disadvantage over different mapping procedure with the above given requirements.

$$\text{Cache memory} = 64 \text{ KB}$$

$$\text{Main memory} = 128 \text{ KB}$$

$$\text{Frame} = 4$$

Types of mapping:

→ Direct → Associative → set associative.

Direct mapping:

Tag	word	Index
-----	------	-------

← Total addressing bit →

$$\begin{aligned} \text{Index} &= \log_2 (\text{No. of blocks in Cache}) \\ &= \log_2 (16) \end{aligned}$$

$$\text{Index} = 4 \text{ bits.}$$

$$\text{Word} = \log_2 (2^2) = 2 \text{ bits}$$

Total addressing bit = $\log_2 (\text{main memory size})$

$$= \log_2 (128 \times 2^{10})$$

$$= 17 \text{ bits}$$

$$\text{Tag bit} = 17 - 6 = 11 \text{ bits}$$

Tag	word	Index
11	2	4

← →
17 bits

Advantages :-

→ The i th block of main memory is placed at the j th block of cache memory, (i.e) $j = \text{mod} (\text{No. of blocks in cache})$. The blocks are directly mapped onto cache memory. This reduces time.

Disadvantage :-

→ High conflict miss - we have to replace the cache memory block even when other blocks in the cache memory are empty.

Associative mapping :-

Here the main memory address space is divided into 2 parts \Rightarrow tag & word.


Tag	word
-----	------

Total addressing bit = $\log_2 (128 \times 10)$

$$= 17 \text{ bits.}$$

$$\text{Word} = \log_2 (2^2) = 2 \text{ bits}$$

$$\text{Tag} = 17 - 2 = 15 \text{ bits.}$$



Advantage:

→ 0% of high conflict miss occurs.


Disadvantage:

→ very high tag comparisons

Tag comparisons = No. of blocks in cache.

Set associative mapping!

Here the main memory address space is divided into 2 parts.



$$\text{No. of sets} = 16/2 \Rightarrow 8$$

$$\text{Set bit} = \log_2 (8) \Rightarrow 3 \text{ bits.}$$


$$\text{Word bit} = \log_2 (4) \Rightarrow 2 \text{ bits.}$$

$$\text{Total addressing} \Rightarrow \log_2 (\text{Main memory size})$$

$$= \log_2 (128 \times 2^{10})$$

$$= 17 \text{ bits}$$


$$\begin{aligned}\text{Tag bit} &= 17 - 3 - 2 \\ &= 12 \text{ bits.}\end{aligned}$$



PMS & LRU :

- A new block from main memory can be placed anywhere in the set.
- The i^{th} block of main memory have to be placed in j^{th} set of cache memory.
 $j = i \text{ mod } (\text{No. of set in Cache})$.
- This is also used to overcome high conflict miss of direct mapping.

② Assume that the new design of processor involves 16 bit addition of 2 numbers, how can you design the algorithm to match cases (signed & unsigned) with an example



19M1D0053

Example :-

$$A = 10010010010010011$$

$$B = 1101100001101000$$

$$[A_s \oplus B_s] = 1 \oplus 1 = 0$$

$$\Rightarrow (A+B)_s = 0.$$

$$EA \leftarrow A+B$$

Sign Bit

1	0010010010010011
1	1011100001101000
<hr/>	
0	1101110011111011

$$AVF \leftarrow E$$

$$AVF = 0$$

$$\Rightarrow A+B = 01101110011111011$$

(16 Bits + 1 sign bit)

Q. Register A holds 8 (11100111) bit number, register B holds the 4 (1111) bit number, how can you develop the algorithm in your design?

(19M15D0053)

We need to have some number of bits to add (or subtract).

∴ We need convert to 4 Bit number to 8 bit number.

Start

Convert
4-Bit to 8-bit

Perform
add/sub
algorithm

display result

Stop

Initialize result $R = 0$

1st number : $11100111 \rightarrow 23$

2nd number : $1111 \rightarrow 15$

converting to 8-bit number

00001111

246

addition $11100111 + 00001111$

$\underline{00001111}$

1110110

RESULT :

1st no. + converted


second number

→

Now store A as augend & B as addend → for addition

And A as minuend & B as subtrahend → for subtraction

8) Design hardware (single unit) to perform $9M1D00S3$ addition, subtraction, multiplication, division.



Here we can perform addition, subtraction, multiplication and division in same hardware.

Pre-normalize block helps us to understand whether the operation is add/sub (or) mul/div.

9) Main memory with size of 16 kB & virtual memory is 64 kB and execution of single program need 1GB of reference string. How can you resolve this issue?

Main memory size \rightarrow 16 kB

$$16 \times 2^{10} B \Rightarrow 2^{14} \text{ Bytes}$$


virtual memory size \rightarrow 64 KB

$$= 2^6 \times 2^{10} \text{ B} \neq 2^{16} \text{ Bytes}$$

our need : 1GB : 2^{30} Bytes


\rightarrow This problem can be resolved by concept of virtual memory.

- \rightarrow Virtual memory gives an illusion that system has a very large memory, even though system actually has relatively small main memory.
- \rightarrow As our main memory size is 2^{14} B, we can store 2^{14} B from 2^{30} B need, rest of the memory can be used by concept of virtual memory.




- \rightarrow The CPU requests for "pages" which is part of a process. The required page is brought into main memory, thus satisfying the need.
- \rightarrow We use 3 kind of page replacement algorithms
 \Rightarrow FIFO \Rightarrow LRU \Rightarrow Optimal.
- \rightarrow If the required page is already present in main memory, then it is called hit.
- \rightarrow If the page is absent in main memory, then it is called miss (or) page fault.

Virtual address



Virtual Address mapping

- Virtual memory communicates with main memory through memory map.



- Memory map table will have information whether data is available in physical memory (or) not.

Advantages of Virtual memory :-

19MID0053

- less I/O needed.
 - less memory needed
 - faster response.
- * Virtual memory can be implemented via
- demand paging
 - demand segmentation.