

Scanned by TapScanner


Definition: *Process of arrangement of excisting/ new hardware elements of CPV such that overall perfoumance is increased. & Simultaneous execution of more than 1 instruction in the processor. di * preenlapping instructions ca stages: parallel instructions take place ca * To assess how many stages - we u use RISC (neduced instruction set anchitecture)

* Space time diagram: real time


* Space time diagram: realization a Stages - Clock cycle * intenface registers / latches store intermediate results PIPELINING : 5 stages: eg: If we have P=8I Instruction fetched, *TF and stored in registers & instructions CI, - Is) ATD then we decode (calculated EA) * EX each instruction has using addressing made we find operant * WEW to complete 5 stages we perform this AWB operation in ALU, execute it 4. write back it

Scanned by TapScanner

Hapands in pipelining & In spipelining, [CPI 21], but its tough to achieve which causes delay Data Shar Canti dependency)
Swar Canti dependancy)
Swaw Coutput dependancy), Stanctural -> conterol Read After Write: In OF EX MENUS * I, enters stage 1 & IF happens. @ and ms, I, does OF & Iz does IF, @ 3rdms I, does execution, I, does OFC but the value of Ps must be the one after written back which is @ 5th Ms).



@ CC 4, I, loads & stores value in memory It fetches instruction from monory of both instructions using same resource (memory) & Do prevent this we stall (1+ pip stall per ins), ue crease bubbles # If we stall, CPI #1 # In this case, the hapand occurs in vann-Neuman. If howard, data 9 instructions are sould seperately so no poob abolution *Resources duplication * use pipelining for resources also. * Rename the resources * change in verdering (IH executed later) Conterol Hazards: * All instructions which change the PC leads to control hargard. * branch conditions (eg: function call) of when branch condition occurs, the sequential incrementation PC Abytes 1000 1004 is broken 1008 eg: Brieg R, , 2000 R1=0 no prob branch when R, branch not equal to 0 R1 =0 caddress 2000 data in 2000)



IP Source OF dest
Domain Range
I, R, R3
R3 RA R5
12
Tr. Crange DAI2 (Domain) + \$
GARAW data habard
Write after Read hargard: 1.: RKR2 # R3 DA II, WAR hard
Ta: R2 + R4 + R5 occurs (write) Occur in 4,5 stage pipeling)
made can increment write happens first,
Domain Range.
T_1 R_2R_3
T2 R4 R5
Comain CI, DRERange & I 2) + 0 Comain CI, DRERange & I 2) + 0
maite after write: # If delay (if * takes more time than +) 1. P. R. R. R. (Dr.) parallel instructions 1. R. R. R. + R. Concurrency occurs.
*connect value shid be 100, but due to the part waw, the val becomes 200 which is wrong.

& doesn't generally occur in 4,5 stage pipeline. * occurs in parallel computing Range Domain RIR2 R3 RAR5 Range CI, 2 1 Range CI22 7 \$ \$ WAW hazard Addressing * Addressing modes specify where an operard is located. * They can specify a constant, a register (or) memory laation * The actual location of operand is its EA & certain addressing modes allow us to determine address of operand dynamically Instruction types * docta movement & alithmetic & boolean & bit manipulation a control transky to special purpose