


Benefits:


- * Used for program relocation, while the PC goes sequentially address ing
- * Reduce the address ing

BASE REGISTER * ADDRESSING:-




$$EA = 160 + 60 = 220$$

EA = Base Register + Displacement





$$EA = 160 + 60 = 220$$



INDEXED ADDRESSING * MODE:-

- * Use to access or implement array efficiently
- * Multiple registers required to implement (one of them is index register)

* Any element can be accessed without changing instruction



$$46 = 100 + 6 = 106$$

Effective Address = Base Address + IP

$$100 + 4 = 104$$


Qn:

A certain architecture supports indirect, direct and register addressing mode for use in identifying operands for arithmetic instructions, which one of the following can not be achieved with a single instruction.

- Specifying a register no in instruction such that register contains value of an operand that will be used by operation
- Specifying a register no in instruction such that register will serve as destination of operations output
- Specifying an operand value in instruction such that value will be used by operation
- Specifying a memory location such that it contains value of operand that will be used by operation.

Ans:

- Register Addressing Mode - True
- Register Addressing Mode - False
- Immediate Addressing Mode - False for this architecture
- Direct Addressing Mode - True



- In the absolute addressing mode
 - The operand is inside the instruction
 - The address of the operand is inside the instruction
 - The register containing the address of the operand is specified inside the instruction
 - The location of the operand is implicit

Ans: ②

- Which of the following addressing modes are suitable for program relocation at run time?
 - Absolute
 - Base
 - Relative
 - Indirect

Ans: ② + ③

⑤

- Array Implementation
- Writing relocatable code → indexed
- passing away as parameters → Base register


PIPELINING IN COMPUTER ARCHITECTURE:-

⇒ A program consists of several numbers of instructions

Execution of instruction

Non-pipelined execution

- * All the instructions of a program are executed sequentially one after other
- * new instruction executes only after the previous one has executed completely
- * highly inefficient




$$\begin{aligned} \text{Time taken} &= n \times t \\ &= 3 \times t \\ &= 3t \end{aligned}$$

t → time for one execution

Pipelined

- * Multiple instructions are executed parallelly
- * highly efficient

Four stage pipeline:-



Phase time diagram:-

clock cycle	1	2	3	4	5	6
I ₁	I ₁	I ₂	I ₃	I ₄		
I ₂		I ₂	I ₃	I ₄	I ₁	I ₂
I ₃			I ₃	I ₄	I ₁	I ₂
I ₄				I ₄	I ₁	I ₂

Time taken = 6-clock cycle

Calculation: for 3 instructions:


non-pipelined

Time taken = 3×4

= 3×4

= 12 clock cycles

one instruction



Pipelined

Time taken = 6 clock cycles

= (Time taken for the first instruction to complete + $(n-1) \times 1$ cycles)

INSTRUCTION PIPELINING:-


It is a technique that implements a form of parallelism called as instruction level parallelism within a single processor.

PIPELINED ARCHITECTURE:-

- * The hardware of the CPU is split up into several functional units
- * Each functional unit performs a dedicated task
- * No. of functional unit varies upon processors
- * functional unit \rightarrow stages of the pipeline
- * Control unit manages all the state using control signal
- * Registers in each stage holds the data

* Global clock that synchronizes the content of all the stages


- * At the beginning of each clock cycle, each stage takes the input from its register
- * Each stage then processes the data and feeds its output to the register to the next stage



MODE	ALGORITHM	ADVANTAGE	DISADVANTAGE
Immediate	Operand = 1	No memory reference	Limited operand magnitude
Direct	EA = A	Simple	Limited address space
Indirect	EA = (A)	Large Address space	Multiple memory reference
Register	EA = R	No memory Reference	Limited address space
Register Indirect	EA = (R)	Large address space	Extra memory space
Displacement	EA = A + (R)	Flexibility	Complexity
Stack	EA = Top of stack	No memory Reference	Limited Applicability


Find the effective address and the content of AC for the given data

PC = 200
R₁ = 400
XR = 100
AC



Addressing Mode	Effective Address	Content of AC
Direct address	500	AC ← (500) 800
Immediate operand	201	AC ← 500 500
Indirect address	800	AC ← (1500) 300
Relative	702 <small>(To find PC address of next instruction)</small>	AC ← (PC + 500) 325
Indexed	600	AC ← (XR + 500) 900
Register	-	AC ← R ₁ 400
Register Indirect	400	AC ← (R ₁) 700
Auto increment	400	AC ← (R ₁) + 700
Auto decrement	399	AC ← -(R ₁) 450

27. An instruction is stored at location 300 with 3K address field at location 301. The address field has value 400. A processor register R₁ contains the number 200. Evaluate the EA if the addressing mode of the instruction is (a) direct (b) immediate (c) relative (d) register indirect (e) index with R₁ as the index register.



S.No.	Mode	EA	Content of AC
a)	direct	500	AC ← [500] data @ 500
b)	immediate	301	AC ← 400 400
c)	relative	700	AC ← (PC + 400) [700]
d)	register indirect	200	AC ← (R ₁) [200]
e)	indexed	600	AC ← (R ₁ + 400) [600]

3) Let the address stored in the program counter designated by the symbol X. The instruction stored in X₁ has the address part (operand reference) X₂. The operand needed to execute the instruction is stored in the memory word with address X₃. An index register contains

the value X_4 . What is the relationship b/w these various quantity if the addressing mode of the instruction is





- (i) direct (ii) indirect (iii) PC relative
 (iv) Indexed

a) $X_3 = X_2$

b) $X_3 = (X_2)$

c) $X_3 = (X_1 + 1) + X_2$
 next instruction

d) $X_3 = X_2 + X_4$



4. An addressing field in an instruction contains decimal value 14. where is the corresponding operand located for

- a) Immediate addressing - 14 (The address field)
 b) Direct addressing - 14 memory location 14.
 c) Indirect - The memory location whose address is in memory location 14.
 d) Register - Register 14.
 e) Register indirect - The memory location whose address is in register 14.

opcode	Address = 14
--------	--------------

Consider a 16-bit processor in which the following appears in main memory, starting at location 200

200	Load to PC mode
201	500
202	Next instruction


The first part of the first word. The mode field specifies an addressing mode and

if appropriate indicates a source register, assuming that when used, the source register is R₁, which has a value of 400. There is base register whose value is 100. The value of 500 in location 201 may be put of the address calculation. Assume that location 399, location 400 contains the value of 1000 and so on. contains the value 500 and operand.

Determine

Mode	EA	Operand
Direct	500	1100
Immediate	201	500
Indirect	1100	1700
PC relative	$201 + 1 + 500 = 702$	1302
Displacement	$500 + 100 = 600$	1200
Register	R_1	400
Register indirect	400	1000
Autoindexing with increment using R_1	400	1000

* R_1 is incremented after the execution of the instruction



3:00 PM

b). Memory values and a accumulator is given as

Word 20 contains 40

Wavelength	30	Content in 50
10		
20		
30		
40		
50		
60		
70		
80		
90		
100		

	contains	60	ft
No.	40		

Wort	SP	contains
1	1	1
2	1	1
3	1	1
4	1	1
5	1	1
6	1	1
7	1	1
8	1	1
9	1	1
10	1	1
11	1	1
12	1	1
13	1	1
14	1	1
15	1	1
16	1	1
17	1	1
18	1	1
19	1	1
20	1	1
21	1	1
22	1	1
23	1	1
24	1	1
25	1	1
26	1	1
27	1	1
28	1	1
29	1	1
30	1	1
31	1	1
32	1	1
33	1	1
34	1	1
35	1	1
36	1	1
37	1	1
38	1	1
39	1	1
40	1	1
41	1	1
42	1	1
43	1	1
44	1	1
45	1	1
46	1	1
47	1	1
48	1	1
49	1	1
50	1	1
51	1	1
52	1	1
53	1	1
54	1	1
55	1	1
56	1	1
57	1	1
58	1	1
59	1	1
60	1	1
61	1	1
62	1	1
63	1	1
64	1	1
65	1	1
66	1	1
67	1	1
68	1	1
69	1	1
70	1	1
71	1	1
72	1	1
73	1	1
74	1	1
75	1	1
76	1	1
77	1	1
78	1	1
79	1	1
80	1	1
81	1	1
82	1	1
83	1	1
84	1	1
85	1	1
86	1	1
87	1	1
88	1	1
89	1	1
90	1	1
91	1	1
92	1	1
93	1	1
94	1	1
95	1	1
96	1	1
97	1	1
98	1	1
99	1	1
100	1	1

Words to the following

that values

the accumulator

- a. Load IMMEDIATE 20
 b. Load DIRECT 20
 c. Load INDIRECT 30
 d. Load IMMEDIATE 30
 e. Load DIRECT 30
 f. Load INDIRECT 30

IMPORTANT terms:-

- * Starting address of memory segment
- * Effective address or offset: An offset is determined by adding any combination of three addressing modes address elements: displacement, base, index.

Displacement: 8 bit or 16 bit immediate value given in the instruction

Base: Contents of base registers, BX or BP

Index: Content of index registers SI or DI.


Symbols:-

- for immediate addressing: #
- direct / absolute addressing: []
- indirect addressing: @ or ()


Examples:-

- 1) Implied: C1C (used to reset carry flag to 0)
- 2) Immediate: MOV AL, 35H
- 3) Register: MOV AX, CX
- 4) Register indirect: MOV AX, [BX]
- 5) Auto indexed:
 - Increment mode: Add R_i, (R_i) +
 - Decrement mode: Add R_i, -(R_i)
- 6) Direct: Add AL, [0301]
- 7) Indirect: Add AL, @301 (301)
- 8) Based indexed addressing: MOV AX, [BX+SI]
- 9) Indexed addressing: Add AX, [SI+05]

DATA REPRESENTATION:



FIXED POINT REPRESENTATION:



Reason for calling it as 1's complement:-

* Complementing a single bit \equiv to subtracting it from 1

$$0' = 1 \text{ and } 1-0=1$$

$$1' = 0 \text{ and } 1-1=0$$

* Complementing each bit of an n-bit number is equivalent to subtracting it from $2^n - 1$

e.g: 01101, here $n=5 \Rightarrow 2^{n-1} = 2^{5-1} = 2^4 = 16_{10} = (1111)_2$

$$\begin{array}{r} 11111 \\ 01101 \\ \hline 10010 \end{array}$$

* The two's complement of an N -bit number is defined as its complement with respect to 2^N . The sum of a number and its 2's complement is 2^N .

$$\begin{array}{r} 010 \quad (+) \\ 110 \quad (2's \text{ complement of } 010) \\ \hline 1000 \quad (8) \end{array}$$

$$n=3$$

$$8 \text{ which is equal to } 2^3 = 8$$

1's complement Addition:-

- * Perform binary addition
- * If there is carry, Add 1 to the result
- * Check overflow: overflow occurs if the result is opposite sign of $A+B$

eg:-

Note:- * First do unsigned addition with the numbers, including the sign bit

- * Add the carry to the result

$$\begin{array}{r} \begin{array}{l} 011 \quad (+3) \\ 101 \quad (-4) \\ \hline 1000 \end{array} \quad \begin{array}{l} 011 \quad (+3) \\ 010 \quad (+2) \\ \hline 0101 \end{array} \\ \hline \begin{array}{l} 010 \quad (+2) \\ 1 \quad (+1) \\ \hline 0010 \end{array} \quad \begin{array}{l} 0101 \\ 0 \\ \hline 0101 \end{array} \\ \hline \begin{array}{l} 0010 \quad (+2) \\ 0010 \quad (+3) \\ \hline 0010 \end{array} \quad \begin{array}{l} 0101 \quad (+5) \\ 0101 \quad (+5) \\ \hline 0101 \end{array} \end{array}$$

1's complement Subtraction:-

- * Take 1's complement of B by inverting all bits
- * Add the 1's complement of B to A

$$A - B = A + (-B)$$

2's complement Addition:-

- * Perform Binary addition
- * Ignore the carry out of the MSB
- * Check for overflow: overflow occurs if the 'carry in' and 'carry out' of the MSB are different, or if result is opposite sign of A and B


2's complement subtraction:-

$$A - B = A + (-B)$$


- * Take 2's complement of B by inverting all the bits and adding 1
- * Add the 2's complement of B to A

Overflow detection:-

- Occurs when
 - i) 2 negative numbers are added and an answer comes as +ve
 - ii) 2 +ve numbers are added and an answer comes as -ve
- \Rightarrow So overflow can be detected by checking MSB of two operands and answer.



* Overflow occurs when $C_{in} \neq C_{out}$



* Overflow bit in 2's complement subtraction is ignored

Overflow \rightarrow when the addition of 2 binary numbers yields a result that is greater than the max. possible value

Underflow \rightarrow when the addition / subtraction of 2 binary numbers yields a result that is less than the min. possible value

Overflow Assume 4 bit restriction and 2's complement

Max. possible value: $2^{4-1} - 1 = 7$

Min. possible value: $-(2^{4-1}) = -8$

$$\begin{array}{r}
 6_{10} + 3_{10} = 9_{10} \\
 0110_2 \quad 6 \\
 + 0011_2 \quad +3 \\
 \hline
 1001_2 \quad -7 \quad \times
 \end{array}$$

$$\begin{array}{r}
 -5_{10} + -5_{10} = -10_{10} \\
 1011_2 \quad -5 \\
 + 1011_2 \quad -5 \\
 \hline
 0110_2 \quad +6 \quad \times
 \end{array}$$

Cases:-

i) Carry generated but no overflow

$$\begin{array}{r}
 1101 \quad (-3) \\
 + 1010 \quad (-6) \\
 \hline
 01011 \quad (+7)
 \end{array}$$

ii) Carry and overflow

$$\begin{array}{r}
 1101 \quad (-3) \\
 + 1010 \quad (-6) \\
 \hline
 01011 \quad (+7)
 \end{array}$$

iii) No carry and no overflow

$$\begin{array}{r}
 1101 \quad (-3) \\
 + 0010 \quad (+2) \\
 \hline
 01111 \quad (-1)
 \end{array}$$

iv) no carry but overflow

$$\begin{array}{r}
 0111 \quad (+7) \\
 + 0011 \quad (+3) \\
 \hline
 01010 \quad (-6)
 \end{array}$$

$C_{in} \oplus C_{out} \Rightarrow$ overflow

Shortcut to check the overflow:-

* x & y are the sign bit of result

* z is the sign bit of result

$$\begin{array}{l}
 \overline{x} \cdot \overline{y} \cdot z + x \cdot y \cdot \overline{z} = 0 \text{ (no overflow)} \\
 \overline{x} \cdot \overline{y} \cdot z + x \cdot y \cdot \overline{z} = 1 \text{ (overflow)}
 \end{array}$$

Binary Arithmetic using 2's complement

* If the resultant sum contains carry out from the sign bit, then discard it in order to get the correct value.

* If Resultant sum is +ve, keep it as it is. If it is -ve, then take 2's complement of the result in order to get the magnitude.

eg:

1) $(+7) + (+4)$

$+7_{10} = 00111_2$

$+4_{10} = 00100_2$

$(+7) + (+4) = 01011_2$
+ve

$01011_2 = +11_{10}$

2) $(-7) + (-4)$

$-7_{10} = 10111_2$
extra bit must also be 1

$-4_{10} = 10100_2$
extra bit must also be 1

$(-7) + (-4) = 11011_2$

11001_2

11100_2

110101_2

Carry out from the sign bit

discard it

$(-7) + (-4) = 10101_2 = -5_{10}$

Since the result is in -ve then 2's complement for 0101 is $1010 + 1 = 1011_2 = (-5)_{10}$

$\therefore (-7) + (-4) = 10101_2 = -11_{10}$

3) $(+7) - (+4)$

$7 - 4 = 7 + (-4)$

$(+7) + (-4)$

00111

11100

$00011_2 = 3_{10}$

$(+4) - (+7)$

$(+4) + (-7) = 00100$

11001

11101

$-7_{10} = 11001_2$

$1101_2 = -3_{10}$

$1101_2 = -3_{10}$

Decimal	SM	1's complement	2's complement
7	0111	0111	0111
6	0110	0110	0110
5	0101	0101	0101
4	0100	0100	0100
3	0011	0011	0011
2	0010	0010	0010
1	0001	0001	0001
0	0000	0000	0000
-0	1000	1000	-
-1	1001	1110	1111
-2	1010	1101	1110
-3	1011	1100	1101
-4	1100	1011	1100
-5	1101	1010	1011
-6	1110	1001	1010
-7	1111	1000	1001
-8	-	-	1000

- * +ve number is same in all types of representation
- * 2's complement \rightarrow asymmetric range $+7$ to -8
- * 2's complement addition algorithm is simple