
19MID0020 Prashanth.S

8086 Internal block structure and it's description



- 1. BIV outputs the content of Instruction pointer onto the address Bus. This will cause selected Byte or word to be read into BIV.
- 2. Instruction Pointer (IP) is incremented by 1 to prepare for the next instruction fetch.
- 3. Once fetched inside BIV, it is passed to the queue.
- 4. Execution unit (EU) draws this instruction from the gueue and begins execution.

19MID0020 Prashanth.S

BIU proceeds to fetch new instructions, the

THREE CONDITIONS THAT WILL CAUSE THE EU TO

- nemory location not in queue.
- 2. Jump Instruction Executed.
- 3. Slow to execute.

AAM -> AASCJ Adjust Multiplication
-> requires 83 clock cycles to complete

8086 REGISTERS General Purpose Index Segment Status and Ax control AH AL BP CS Flags BX BH BL SP SS TP CH CL SI DS DX DH DL DI ES

Gieneral Purpose Registers:

AX	(Accu	mulator)
A	H	AL
Bx	CBase	Register)
BH		BL.
Cx	Cused	as Counter
Ch	60	
Dx cas	ed to	boint data operation)
DH	., 16	operation)

- * Normally used for storing temporary results.
- * Each of the registers is 16 bit wide (Ax, Bx, Cx, Dx)
- either 16 or 8 bits Ax, AH,AL

. Ax

- Accumulator Register.
- Preferred Register to use in arithmetic, logic and data tonansfer instruction because it generates the shortest Machine Language code.
- Must be used in Multiplication and division operations.
- Must also be used in I/o operations.

· BX

- Base Register
- Also serves as an address Register

· CX

- Count Register
- used as a loop counter
- used in shift and rotate operations.

· Dx

- Data Register
- used in multiplication and division
- Also used in Ilo operations.


and Index Registers Pointer

- 16 bits wide, L/H bytes are not accessible. - used as memory pointers Example: -

CIEJHA VOM

- -> move the bytes stored in memory location whose address is contained in register si to register & AH .
- IP is not under direct control of the programmer.

SP	Stack Pointer
BP	Base Pointer
SĨ	Source Index.
DĪ	Destination Index
IP	Instruction Pointer



8086 Programmer's Model:

BIU registers (20 bit adder)

1		_
	ES	
	cs	
	SS	
	DS	
	1P	
	The second secon	-4

Extra Segment

code Segment

Stack Segment

Data Segment

Instruction Pointer

Ax	AH	AL	
Bx Cx Dx	Вн	BL	
CX	CH	CL	
DX	DH	DL	-
		SP	
-		BP	
		SI	
-	1 :	IC	
1_	-	PLAGIS	-

Accumulator

Base Register

Count Register

Data Register


Stack Pointer

Base Pointer

Source Index Register

Destination Index Register

8086 Pin configuration and it's signal pin description



```
+) Ground: PIN1 and PIN20 (GND)
```

) CS: FFFFH IP : 0000 H

+) Address min - PIN 25 (ALE)

> When high, multiplexed address / data bus contains address information.

- *) Aldress | Data Bus :) PIN-2 +0 PIN-16 and PIN-39

 (ADO AD 15)
 - •) Contains address bits A_{15} to A_{0} when ALE is 0.
- *) Interrupt:

 Non Markable Interrupt (NHI)

 PIN 17

 Interrupt Request (INTR)

 PIN 18

 Interrupt Adenowledge (INTA)

 PIN 24
- Mold (MOLD) PIN 31

 Mold and acknowledge (MLDA) PIN 30
- *) Horers | Status Bus:
 -) PIN 35 +0 PIN 38 (A16 - A19 & 53-56)
 - > Address bits A19-A16 Status bits 56-53
 - 56 ⇒ Logic O 55 ⇒ Indicates condition of IF flag bits.
 55 ⇒ Indicates which segment is accessed during
 54,53 ⇒ Indicates which segment has eyel.

54	53	Function Extre segment
0011	0 1 0 1	Stack segment Stack segment Coda (6°) No segment Data segment
	I.	

*) Bus High Erable 5+1

- 2) Erables most significant data bits D15 to D8 during read was write operation.
- 9 517 always 1

) BHE#, AO

- 19hole word (16-bits) 0 0
- High byte to / from old address 1
- Low byte to I from even address 0
- No selection 1

+) Hin | Mare Mode:

Horinum Hade

Minimum Hode

Minimum Made Pins > Pin 24 +0 Pin 31

*) Read Signal : PIN 32 (RD)

- *) Write Signal: PIN 29 (DR)
- *) Hemany (891) I/O : PIN 28 (M/IO) *) Date Transmit / Receive : PIN 27 (DT / R)
- *) Dota Bus Enable : PIN 26 (DEN)
- 4) Status Signal: PIN 26 to PIN 28 (50, 51, 52) Inputs to 8288 to generate eliminated signals due to mare mode.

52	51	50	
0	0	0	INTA
0	0	1	read I/o potest
0	1	0	write =10 port
0	1	1	halt
1	0	0	code access
1	0	1	read memory
1	1	0	wente memory
1	1	1	none- passive

+) Look output:

- *) Used to lock pheripherals of the system.

 *) Medivated by using LOCK: Prefix on any instruction.
- +) LOCK output (LOCK) >> PIN 29
- *) DHA REQUEST | GIRANT => PIN 30 and PIN 31

*) Ourene status:

- *) PIN-24 and PIN-25
- *) used by numeric co-processor (8087)
- +) Q51 Q50

Addressing mode with examples

```
1) The way in which the processor gots data from the user is
called Addressing Hade.
 +) It an got data from different sources
            from registers by instruction.
 *) 19e can also safes addressing Hode as the way in which the
   operand of an instruction is specified.
           Different types of Addressing Hode Register Hode Stagister Diseast He Implied Addressing Hode Spagister In-Direct
                                            > Register In-Direct Hode
     Irdered Addressing Hode Immediate Addressing Hode
         Base Addressing Hode
 1) Implied Address ing Hode:
"The sponard is specified in the instruction it-self.
1) The 8 bit / 16 bit data is a paset of the Instruction.
2000 Address Instruction are found with the implied addressing make.
     Eg: CLC >> The isstruction resets the carry flag to 0.
          STC >> Sets the Carry flag.
          CLD >> Chars the direction flag.
*) In this made, data is placed in the address field of
  instruction designed as one address instruction format.
                          The instruction moves the data
  tg: MOV AL, 42 M 42 to the AL register.
                      Data is directly stored as openard.
     Instruction
    openda
            (address)
```

19MID0020 Prashanth.S


3) Register Hode

+) In this made, (operand) is placed in 8 bit / 16 bit regristers.

*) The register is specified in the instruction.

This instruction moves the Cx registers to Ax registers. Eg : MOV

Instruction




+) In this mode, data (opposand) will be placed in the monopy location. 4) Register Indisect Hode

*) The address of grandly will be placed in oragisten.


+) The gregister will be the part of instruction

HOV AX, [BX] leation's address House the contents of memory parced in progrister BX to progrister AX

Instruction




19MID0020 Prashanth.S




b) Indexed Addressing Hade:

1) operands address is the sun of the content in the index register

51 (89) D1 and 8 bit (89) 16 bit displacement.





Instruction set summary

```
Data Torans from Instruction
                  copy byte | word forom specified source to specified destination
عرا
        1) HOV
                  Opy specified usoud to the top of stack.
                 copy word from top of stack to specified location.
        2) PUSH
                 (80186 80188 only) copy all registers to stack
        3) POP
                  (80186 | 80188 org.) Copy cooled from stack to all registers
        4) PUSH A
        5) POP A
                  Exchange bytes | Exchange woods.
                   Translates a byte in AL wing a table in memory.
       6) XCHG
         Simble input and output point transfer instructions
       D XLAT
               copy a byte wood from specified post to accumulation.
                Copy a byte word from accumbator to specified bort.
        I) IN
        2) OUT
                 Special address towns for instructions
                load effective address of operand with specified register.
                 Lord D6 register and other specified suggester forom marriag.
                 load Es register and other specified register from memory.
        D LFA
        3) LDS
                        Flog towars feer in touction
        3) LES
                 Lood (copy to) AN with the low byte of flag register.
                 Store (copy to) AN segister to low byte of flag register.
       1) LANF
                  Copy the flog register to the top of the stack.
       2) SAXF
                 Copy would at top of stack to flag register.
       3) POSH F
       4) POP F
                        Assithmatic Instruction
                Add specified byte to byte (00) specified wood to wood.
                 Add byte + byte + coony flag
       DEA (1
                       word + word + away flag
                 Increment specified byte / specified woord by 1.
       2) ADD C
       3) INC
                           adjust after
                 remain (BCD) adjust after addition.
```

	Subtract byte forom byte / word from word.
1) 5UB	Subtract byte from Jan from
2) 5BB	Subtreat byte and carry flag from
	and carry frag
	Mariliad bute / specified wood by I
3) DEC	Decrement specified byte specified wood by 1 Decrement specified byte specified wood byte / wood Negate - invest each bit of a specified byte / wood
4) NEG	Negata - invest each of
	and add 1 (forom 2's complement)
5) CHP	two specified
	ASCII adjust after subtraction.
6) AAS	Deciral (BCD) adjust after subtraction.
DAS	Deanal Colo
	Hultiply un-signed byte by byte / unsigned word by wood.
	Dupac ()
1) HOL	huttipy with by bute signed word by wood.
2) IHOL	Hultiply un-signed byte by byte signed wood by wood.
	ASCII adjust after multiplication
3) AAH	Division Instruction
	Divide unsigned usered by byte (on) unsigned double usered by word.
VIA CA	Divide unsigned and the
A) DIA	Divide signed word by byte (en) signed double word by word.
	Divide signed word by and word by
3) IDIV	in the second
	ASCII adjust before división.
3) AAD	FILL adjust before division. FILL appear byte of wood with copies of sign but of lover byte.
4) CBB	the state of loves
	Fill upper word of double woord.
	Fill upper word to lover word.
5) CUD	with sign but of
BOKC -	

Bit Manipulation Instructions

logical Instructions

- Invest each bit of a bute (691) word.
- D) NOT AND each bit in a byte word with the covers bording. 3) AND but in another byte word.
- OR each bit in a byte woord with the coroses pording. 3) OR bit in another byte wood.
- Exclusive OR each bit in a byte wood with the covers bording but in another byte word. 4) XOR
- AND openands to update flags but 5) TEST don't change spenands.

Shift instructions

- Shift buts of word (09) byte left ; 1) SHL SAL put general in LSB(s)
- Shift bits of word (691) byte right; but george(s) in HSB(s) 2) SHR
- Shift bits of word (or) byte right, copy see HSB into your HSB. SAR

Rotate instructions

- Retate hits of byte (or) word left, HSB to LSB and to CF. 1) ROL
- Rotate bits of byte (84) word sight, LSB to MSB and to CF. 2) ROR
- potate bits of byte (09) wood left, MSB to CF and CF to LSB. 3) RCL
- Rotate bits of byte (09) used sight, LSB to CF and CF to MSB. 4) PCR



Storing Instructions

- An instruction profix. Reflect the following J REP instruction untill CX=0
- An instruction prefix. Report the instruction 3) REPE REPZ untill CX=0 (84) 2000 flog 2F \$1
- An instruction profix. Raport untill 3) REPNE / REPNZ CX=0 (89) 2E . 1
- Stores the byte from AL (89) word 4) STDS | STOSE | STOSE gueta of XA movely

Psingram Execution Transfer Instructions Unconditional transfer instruction

Call a procedure (sub-program) save return CALL address on stack.

Peturn from procedure to calling perogeran. RET

GO to specified address to get vart in touchin JHP

Conditional Transfer Instruction

Jump if above | Jump is not below | equal.

Jump if above (80) equal | Jump of not below. JA JNBE

Jump if below | Jump if not above (891) equal TAE / JNB

Jump if less then I turn if not greater (80) egypal. JB J NAE JL JNGE

Jump if no casey (cF=0) JLE / JNG

Jump if No avoy (c==0) INC

2-907

Iteration Control Statement

- 1) LOOP Loop Horough a sequence of instructions untill CX=0
- 2) LOOP Ef Loop though a sequence of instructions LOO P2 while 2F=1 & CX +0
- 3) LOOPNE/LOOP through a sequence of instructions while LOOPN2 2F=0 & CX +0.
- 4) JCX2 Jump to specified address if CX=0.

Interoupt Instructions

- Interoupt program execution call some procedure. D INT
- Interoupt program execution if OF=1 2) INTO
- Roturn from intercept service procedure to 3) IRET main perogram

High-Level larguage interface instruction

- 1) ENTER (80186 |80188 9,04) Enter perocaduos
- (80186 | 80188 only) Leave personduse 2) LEAVE
- 3) BOUND (80 186 80188 BURY) auch if the effective address within specified array bounds.

	PSUBTOSE BY (DATTOC LASTSCILLETONS)
	Plag set class Instructions
1) 5TC	Set covery flag CF to 1
2) CLC	Open avoy flag CF +00
3) CHC	Complement the state of the carry flag CF
4) STD	fet direction flag DE TO -
s) (12)	Close disaction flag DF +00. Set interocupt enable flag to 1 (enable INTR input)
6) STI	Set interoupt enable forg to 0.
F) CLI	closer interoupt erable flag to 0.
-	doual Kandunane synchronization instructions.
£3	to subt rest.
D) HLT	Nalt untill interompt rest. Yout untill signal on the TEST pin love.
2) PAIT	Larger 95 Pt.
3) E5c	Boxents another processor from taking the bus will
4) WCK	the adjacent instruction executes
	No operation instruction
4) NOP	No action except fetch and decade.