Based	Indexed	Register indirect	Direct	Register	Immediate.	Addressin8	TABLE 2.2	
8B 46 02 FF 67 02	8B 44 06 FF 65 06	8B 04 FF 25 FE 46 00 FF 0F	8A 26 00 10	8B DI	B8 00 10	Object code	ADDRESSING	
MOV AX,[BP+2]° JMP [BX+2]°	MOV AX.[SI + 6]° JMP [DI + 6]°	MOV AX.[SI]  JMP [DI]  INC BYTE PTR(BP) <sup>b</sup> DEC WORD PTR(BX) <sup>b</sup>	MOV AH,[MEMBDS]*	MOV DX,CX	MOV AX,1000H	Mnemonic	TABLE 2.2 ADDRESSING MODES OF THE COURSE	OF THE BORE/88 MICE
Stack Data	Data Data	Data Data Stack Data	Data	Within CPU	Code	Segment for memory access		OPROCESSOR
$AL \leftarrow [BP+2]; AH \leftarrow [BP+3]$ $IP \leftarrow [BX+3:BX+2]$	AL $\leftarrow$ [SI+6]; AH $\leftarrow$ [SI+7] IP $\leftarrow$ [DI+7:DI+6]	AL $\leftarrow$ [SI]; AH $\leftarrow$ [SI+1] IP $\leftarrow$ [DI+1:DI] [BP] $\leftarrow$ [BP]+1 [BX+1:BX] $\leftarrow$ [BX+1:BX]-1	AH ← [1000H]	DX ↑ CX	AH ← 10H; AL ← 00	Symbolic operation	Coding example	
Memory address is the sum of the BX or BP base registers plus a displacement within instruction	Memory address is the sum of the index register plus a displacement within the instruction	Memory address is supplied in an index or pointer register	Memory address is supplied within the instruction	Source and destination of data are CPU registers	Source of data is within instruction	Description		

Strings	Based and indexed with displacement	Based and indexed
24	8B 40 05 FE 61 05 FE 42 05 FF 4B 05	8B 00 FF 21 FE 02 FF 0B
MOVSB	MOV AX.[BX+SI+5]°  JMP [BX+DI+5]° INC BYTE PTR[BP+SI+5]b° DEC WORD PTR[BP+DI+5]b°	MOV AX,[BX+SI]  JMP (BX+DI)  INC BYTE PTR[BP+SI] <sup>b</sup> DEC WORD PTR[BP+DI] <sup>b</sup>
Extra,Data	Data Data Stack Stack	Data Data Stack
$[ES:DI] \leftarrow [DS:SI]$ If $DF = 0$ , then $SI \leftarrow SI + 1$ ; $DI \leftarrow DI + 1$ If $DF = 1$ , then $SI \leftarrow SI - 1$ ; $DI \leftarrow DI - 1$	AL $\leftarrow$ [BX+SI+5] AH $\leftarrow$ [BX+SI+6] IP $\leftarrow$ [BX+DI+6:BX+DI+5] [BP+SI+5] $\leftarrow$ [BP+SI+5]+1 [BP+DI+6:BP+DI+5] $\leftarrow$ [BP+DI+6:BP+DI+5]-1	$AL \leftarrow [BX+SI]$ $AH \leftarrow [BX+SI+1]$ $IP \leftarrow [BX+DI+1:BX+DI]$ $[BP+SI] \leftarrow [BP+SI]+1$ $[BP+DI+1:BP+DI] \leftarrow$ $[BP+DI+1:BP+DI]-1$
The memory source address is register SI in the data segment, and the memory destination address is register DI in the extra segment	Memory address is the sum of an index register, a base register, and a displacement within instruction	Memory address is the sum of an index register and a base register

<sup>\*</sup>MEMBDS is assumed to point at location 1000H in the data segment. The brackets are optional. \*BYTE PTR and WORD PTR avoid the ambiguity of byte or word access.

The displacement is added to the pointer or base register as a 2's-complement signed binary number.