## 3 - Bles system Architecture

- V Microprocesson is a very simple machine that andlessly follows the sequence
  - 1. Fetch the next instruction in sequence Brom memory
  - 2. Execute the instruction
  - 3 Go to Step 1.
  - by PC is transferred from to the instruction gregister in the CPU.
  - J. Execution Requires additional memory greads-include a nemory write, an The need on The write, an internal CPU activity.

In all, there are 5 unique operations or bus cycles Possible

- 1. Memory read
- 2 Memory write
- 3. Ilo gread 4. Ilo Warite
- 6. Bus idle frot requiring alless to memory or I/D]
- 1 3 sets of wines (or buses) Hy transfer of date between the CPU and the memory and I/ounits.
- I Look at the timing between the address date and control buses for each of the dactive) bus cycle types.

## Bus cycle Timing

- V shows bus cycle timing for the 4 active bus cycle types.
- / Each cycle begins with the output of memory or I lo port address during the TI clock cycle
- The parallel lines indicate that lone of the lines are assumed to be high and others low.
- VExamining the address lines only it is not possible to determine if this is a memory or an Iloaddress.
- I unable to tell the direction of the datuflow Therefore control bus is grequired

This bus consist of 4 active -low signals

1. MEMR

2. MEMW

3. IOR

4. IOW

TI. Processor outputs 20 bit address

The MEMR Control line is

driven low

7 mamory unit necognizes this

bus cycle as a memory goad

7 prepares to place addressed byte

Or word onto the data lines

V T3. MP Configures its data bus lines

for input. Look up' the data byte or

word

