



# THREE CONDITIONS THAT WILL CAUSE THE 'EU' TO ENTER A "WAIT MODE" 1) When an instruction requires access to a memory location not in queue. 2) Jump Instruction Executed. 3) Slow to execute EX AAM -> AASCI Adjust Multiplication

- requires 83 clock cycles to complete



- count register - used as a loop counter used Pushift and rotate operations DX. - Data register - used in multiplication and division - Also used in I/o operations Pointer and Index Registers - All 16 bits wide, L/H bytes are not accessible - used as memory pointers girde val bes Example (votalumuna) xA MOV AH, [SI] (x0, x0, x0, x1) object the fored in memory location whose address is contained in register st to HAMA tild or o st redise register AH - IP is not under direct control of the programmer SP Stack pointer BP Base Pornter to sensed not 3I 3 Bouge Index about DI Destination Index IP Instruction Pointer



# INTEL 8086 - PIN DIAGRAM

```
40 Vec
     ADI4
                              39 AD15
C = 316 ADIS (2 3 State willish and
                              38
                                  1 A16/33
                              37 A17/54
      ADII /
                              36
                                 A18/35
      ADIO !
                              35 A 19 / SG
                                 BHE/ST
                              34
      AD9
                              33 MN/MX
     AD8
                               32
      AD7
                              31 Ra/GTO (HOLD)
      ADG
            10
                                 RR/GTI (HLDA)
      AD5
                              29 LOCK (WR)
      AD4
                              28 32 (M/IO)
      AD3
                              27 5, (DT/R)
      ADR
      AD1
                              26 30 (DEN)
                              25 250 (ALE)
      ADO
                                 ORSI (INTA)
      NMI.
                              26
     INTR
                                  TEST
      CLK
                                  READY
                              22
      GND
                                 RESET
```

```
# Ground: Pin 1 and Pin 20 (GND)

# Clock: Pin 19, Duty cycle: 33% (CLK)

# power cycle: Pin Ao, 5 V ± 10% (VCC)

# Reset: Pin Al (RESET)

Registers, Segments, flags

CS: FFFFH

TP: 0000H
```

\* Address Latch Enable : . Pin 25 (ALE) · when high, multiplexed address/data bus contains address information. \* Address/Data Bus : . Pin 2 - Pin 16 and Pin 39 (ADO-AD15) · contains Address bets A15-A0 \* Interprept : " when ALE is 1 . Contains Data bits Dis - Do When ALE is O \* Interaupt: . Non maskable intersupt (NMI) - pin 17 · Interrupt Request (INTR) - pin 18 2 Interrupt Acknowledge (INTA) - Pin 24 \* Hold : Direct Hemory Access purpose (at M) . Hold (HOLD) - pin 31 0 100 · Hold acknowledge (HLDA) - pin 30 \* Address / Status Bus: Pin 35 - Pin 38 (A 16-A19 & S3-36) · Address bpts A19 - A16 Status bits 56-83 · St - Logic 0 55 - Indicates condition of (cos) or are has IF flag bots many to Su, S3 - Indicates which segment Cow York va of bus cycle · S4 S3 Function 0 0 Extra segment stack segment 1 0 code (or) no segment Data segment

\* Bus High Enable 157: Pin 34 (BHE 157) · Enables most significant data bits Dis - Do during read (or) write operation · 97 - always 1 · BHE#, AO! 0,0: whole word (16-bits) 0,1: High byte to/from and been odd address 10: Low byte to/from even address shoogs for stud torred - 10 1,1: No Selection \* Min/Max mode: . Pin 33 (MN/Mx) Maximum Mode: OV Minimum mode: +5V · Minimum mode Pins > Pina4 - Pina1 \* Read signal : Pin 32 (RD) & write signal: Pin 29 (WR) \* Memory (or) Ilo: Pin 28 (M/ Io) \* Data Transmit/Receive: Pin at (DT/R) \* Data Bus Enable: Pin 26 (DEN) \* status signal 1. Pin 26 - Pin 28 (50, 51, 52) . Inputs to 8288 to generate eliminated signals due to max mode · 82 SI SO 000 - INTA 001 - read Ilo port 010 - corite Ilo port 011 - halt 100 - code access 101 - read memory 110 - write memory 111 - none-passive

\* Lock output: · Used to lock phecipherals off the system,
Activoted by using the Lock: profix on
any instruction.

- Lock Duppert (Lock) - pin 29

. DMA Reguest/Grant - Pin 30 & Pin 31

\* Queue Status: Pin 24 & Pin 25

· Used by numeric co-processor (8087)

model of steel word . QS1 QS0

VO : Short warm from


Mostorial elle 111 00 - Queue is idle


01 - First byte of opcode

10 - Queue is empty.

11 - Subsequent byte of opcode

Addressing Modes \* The way in which the processor gots data from the user is called Addressing mode \* It an got dota from different sources -> register -> by Instruction I we can also eager addressing mode as the way in which the operand of an Protruction is special DIFFERENT ADDRESSING MODES Implied Addressing Mode \* The operand is specified in the instruction Ptself \* The 8 bit (or) Is bit data is a past of instruction \* Lero address instructions are formed with implied Addressing mode \* Example: TCLC - The instruction resets the carry Immediate Addressing Mode \* In this mode, data is placed in address field of Instruction. \* Designed as one address Enstruction format \* Example MOV AL, 35H => The instruction moves data 35 to AL Rogestea Instruction. opcode Data Data is directly stored as operand





# DATA TRANSFER INSTRUCTIONS

Mov	copy byte or word from specified source to specified destination
PUSH	copy specified word to top of stock
POP	copy word from top of stack to specified location.
PUSHA	(80186/80188 only) copy all registers to sta
POPA	(80186/80188 only) copy words from stack
	to all register.
xcHQ	Exchange bytes or exchange coords
XLAT	Translate a byte in AL using a
	table in memory
simple	input & output port transfer instructions
11	copy a byte or word from specified
	port to accumulator
OUT	copy a byte or word from Accumulator
	to specified port

special address transfer instructions
LEA Load Effective address of operand into specified register  LDS Load DS register and other specified register from memory
LES Load ES register and other specified register
Flag transfer instructions
LAHF Load (copy to) AH with the low byte of the flag register
SAHF Store (copy to) AH register to low by te
PUSHF copy flag register to top of stack  POPF copy word at top of stack to flag  register
ARITHMETIC INSTRUCTIONS + 1000 11000
Addition instructions
ADD Add specified byte to byte (or) specified word.
ADC Add byte + byte + carry flag or word + word + carry flag
INC Inevenent Specified byte or specified word by 1
AAA AASCII adjust after addition
DAA De civnal (BCD) adjust after addition.

Subtraction instructions:
SUB subtract byte from byte (or) word from word
SBB subtract byte and carry flag from byte (or) word and carry flag from word.
DEC Decrement specified byte (on specified word by 1
NEG Negate - invert each bit of a specified byte (or, word and add 1 (from 2's complement)
CMP Compare two specified bytes (or) two specified words.
AAS ASCII adjust after subtraction
DAS Decimal (BCD) adjust after subtraction
Multiplication instruction
MUL multiply unsigned byte by byte (or ausigned word by word.
MUL Multiply signed byte by byte (or) signed word by word.
AAM Ascii adjust often multiplication
Division instruction
DIV Divide unsigned word by byte (or) unsigned double word by word
1DIV Divide signed word by byte (or) signed double word by word
AAD ABCII adjust before devision
CBW Fill upper byte of word with copies of sign bit of lower byte
CWD Fill apper word of double word with sign bit of lower word.

BIT MANIP	ULATION INSTRUCTIONS
Logical In	structions
NOT	Invest each bit of a byte lors word
CNA	corresponding bit in another byte (or) word
o R	or each bit in a byte (or) word with the corresponding bit in another byte (or) word.
XOR	Exclusive or each bit in a byte (or) word with the corresponding bit in another byte (or) word.
TEST	AND operands to update tlegs but don't change
shift inst	ructions;
SHL/SAL	shift bits of word (or) byte last, put zero (s) in LSBcs)
SHR	shift bits of word (or) byte night, put zero(s) in MBB(s)
SAR	shift bits of word (or) byte right, copy old MSB into new MSB
Rotate in	structions;
ROL	Potate bits of byte (or) word bit, MSB to LSB and to CF,
RoR	Rotate Bits of byte (or) word right, LSB  1. MSB and to CF.
RCL	potate bits of byte (or) word left, MSB to CF and CF to LSB
RCR	potate bits of byte (or) word right, LSB to eF and cF to MSB
	The shall

REP

An instruction prefix. Repeat following following instruction until exco

REPE | REPZ

An instruction prefix. Repeat instruction until CX = 0 (or) xeao flag XF \$\frac{1}{2}\$

REPNE/REPNZ

An instruction profix. Repeat until CX=0 (or) XF=1

MOUS/MOUSB/ MOUSW Move byte (or) word from one string

COMPS/COMPSB/

compare two string bytes (or) two

INS/IMSB/IMSW

(80186/80188) Input string byte (or) word from port.

OUTS/OUTSB/

(80186/80188) output string byte (or)

SCAS/SCASB/ SCASW byte with a byte in Al br) a string word with a word in Ax.

Lods/LodsB/

Load string byte into AL (or)

2709/3703B/ STOSW store byte from AL (or) word from Ax into string

PROGRAM EXECUTION TRANCFER INSTRUCTIONS:
Unconditional transfer Instructions:
CALL a procedure (subprogram) save
peturn address on stack
RET peturn from procedure to calling program.
JMP Go to specified address to get .
next quotruction.
Conditional transfer instructions:
JA/JNBE Jump if above/Jump is not below!
TAF/JNB Jump of above (by) equal/Jump if
Jump if below/Jump if not above in the core in the cor
JBE/JNA Jump if below (or) equal/Jump if
JC Jump if carry flag C+=1  JE/JZ Jump if equal/Jump if tero  flag IF=1
JG/JNLE Jump if greater/Jump if not less than (or) equal.
Jump it greater then or equal!  Jump if not less than.
JL/JNGE Jump if less than Jump if not greater than (or) equal
JUMP IF NO CARRY (CF = 0)  Jump If no carry (CF = 0)  INC

Jump if not equal / Jump if not JNE / JNZ Lero (IF = 0) Jump it no overflow (overflow JNO 20 + 2 m flag OF =0) 10 mm Jump if not parity / Jump it parity odd (pf=0) JNP/JP0 Jump if not sign (sign flag SF 20) JNB ! Jump if overflow flag OF=1 Jo Jump if parity / Jump if parity JP/JPE even (PF=1) Jump it sign (SF=1)

### Iteration Control statement:

Loop through a sequence of instructions until exco

LOOPE/LOOPZ Loop through a sequence of instructions while #F=1 & cx to

LOOPNE/LOOPNZ Loop through a sequence of instructions while ZF=0 & cx to

JCXX Jump to specifical address

### Interrupt Instructions:

INT enterrupt program execution call service procedure.

INTO Intercupt program execution if OF=1

Petuan from intercupt service procedure to main program.

High-level	language interface instructions!
ENTER	(80186/80188 only) Enter procedure
LEAVE	(80186/80188 only) Leave procedure
BOUND	
	(80186/80188 only) check if effective address within specified array bounds.
PROCESSOR.	CONTROL INSTRUCTIONS;
Flag set/c	lear instructions:
STC	Set carry flag CF to 1
CLC	clear carry flag CF to 0
CMC	complement the state of the carry .
CTD	set direction flag DF to 1
CLD	clear direction flag DF to 0
STI	Set intersupt enable flag to 1 (enable INTR input)
CLI	clear interrupt enable fleg to o
External	Hardware Synchronikation instructions:
HLT	Halt until intercupt (or) rest
WAIT	want until signal on the TEST pinlow
ESC	Escape to external coprocessor
Lock	prevents another processor from
	taking the bus while the adjacent
No open	ation instruction!
NOP	No action except fetch & decode