

MICRO PROCESSOR AND INTERFACING TECHNIQUES

DIGITAL LAB ASSIGNMENT - I

NAME: Meenakshi.V


REG.NO: YM11DD019

CODE: MPU_CSI_2006

SLOT : L53+L54

FACULTY: NARESH.K.

INTERNAL BLOCK DIAGRAM - 8086



ARCHITECTURE OF 8086

As 8086 does 2-stage pipelining, its architecture is divided into two units.

1) BUS INTERFACE UNIT (BIU)

2) EXECUTION UNIT (EU)

BUS INTERFACE UNIT (BIU)

- 1) It provides the interface of 8086 to other devices.
- 2) It operates over Bus cycle
(i.e.) it performs various machine cycle such as Mem, Read, IO write etc to transfer data with Memory and I/O device
- 3) It performs the following functions:
 - a) It generates the 20 bit physical address for memory access
 - b) Fetches instruction from memory
 - c) Transfers data to and from the memory or I/O.
 - d) Supports Pipelining using the 6-byte instruction queue.

Execution Unit:

- 1) It fetches instructions from the Queue in BIU, decodes and executes them.
- 2) It performs arithmetic, logic and internal data transfer operations.
- 3) It sends request signals to the BIU to access the external module.
- 4) It operates over Tristates (clock cycles).

(Flow)
Working principle of 8086:-

1) BIU outputs the content of Instruction pointer onto the address bus. This will cause selected byte or word to be read into BIU.

2) Instruction pointer (IP) is incremented by 1 to prepare for the next instruction fetch.

3) Once fetched inside BIU, it is passed to the Queue. (6 instructions)

4) Execution unit (EU) draws this instruction from the queue and begin execution.

5) While EU is executing the current instruction, the BIU proceeds to fetch new instructions.

Three conditions that will cause the 'EU' to enter 'WAIT MODE':



1) When an instruction overides access to a memory location not in queue.

2) Jump instructions executed [Branching instructions]

3) Above to execute.

Ex. AAM → AACI Adjust Multiplication.

↳ requires 83 clock cycles to complete



SOFTWARE MODEL OF 8086 MPU

8086 Registers

General Purpose

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

Index

BP
SP
SI
DI

Status and Control

Flags
IP

Segment

CS
SS
DS
ES

General Purpose Registers

H	8 (7)	L	O
AX (Accumulator)			
AH	AL		
BX (Base register)			
BH	BL		
CX (Used as counter)			
CH	CL		
DX (Used to point to data in I/O operation)			
DH	DL		

AX - the Accumulator

BX - the Base register

CX - the count register

DX - the data register

* Normally used for storing temporary results.

* Each of the registers is 16 bits

- Wide (AX, BX, CX, DX)

* Can be accessed in either

16 or 8 bits. AX, AH, AL.

AX:

- * Accumulator register → preferred register to use, in arithmetic, logic and data transfer instructions because it generates the shortest Machine language code
- * Must be used in Multiplication and division Operations.
- * Must also be used in I/O operations.

BX

- * Base register
- * Also serves as an address register

CX

Count register

Used as a loop counter

Used in shift androtate operations

DX

Data registers

Used in multiplication and division

Also used in I/O operation.

Pointer and Index Registers

SP	Stack pointer
BP	Base pointer
SI	Source Index
DI	Destination Index
IP	Instruction pointer

* All 16 bit wide, 1/16 bytes are not accessible

* Used as memory pointers

Eg: Mov AH, [SI]

→ Move the byte stored in memory location whose address is contained in register SI to register AH.

IP is not under direct control of the programmer.

FLAG REGISTERS

Flags #								Flags L							
X	X	X	X	OF	DF	IF	TF	SF	ZF	X	AF	X	PF	X	CF

OF → overflow flag

DF → direction flag

IF → interrupt enable flag

TF → trap flag

SF → sign flag

ZF → zero flag

AF → Auxiliary carry flag

PF → Parity Flag

CF → Carry Flag.

} Control flags

6 code status flags

3 code control flags.

8086 Programmer's Model

BIU registers
(20 bit added)

ES
CS
SS
DS
IP

Extra Segment

Code segment

Stack segment

Data segment


Instruction pointer

EU registers

AX	AH	AL	Accumulator
BX	BH	BL	Base register
CX	CH	CL	Count register
DX	DH	DL	Data register
	SP		Stack pointer
	BP		Base pointer
	SI		Source Index register
	DI		Destination Index Register
FLAGS			

INTEL 8086- PIN DIAGRAM

MAX { MIN }
MODE | MODE }



* Ground: Pin 1 and Pin 20 (GND)

* clock: Pin 19, Duty cycle (33%) (CLK)

* Polyacrylic: $\Delta n_{40} = 54 \pm 10\%$. (Vee)

* Reset: • Pin 21 (RESET)

- Registers, segments, flags

- CS : FFFFH

IP: 0000H

* Address latch enable: Pin 25 (ALE)

When high, multiplexed address / data bus contains address information.

* Address Data Bus: Pin 5 - Pin 16 and Pin 39
(A₁₀-A₁₅)
contains address bits A₁₅-A₆ when
ALE is 1.

contains data bits D₁₅-D₀ when
ALE is 0.

* Interrupts: Non maskable interrupt (NMI) → Pin 17

Maskable Interrupt Request (INTR) → Pin 18

Interrupt Acknowledge (INTA) → Pin 24

* Hold: Direct Memory Access purpose
Hold (HOLD) - Pin 31
Hold acknowledge (HOLDA) - Pin 30

* Address Status Bus: Pin 35 - Pin 38
(A₁₆-A₁₉ and S₃-S₆)
Address bits A₁₉-A₁₆
Status bits S₆-S₃
S₅ - logic 1 if segment interrupt or S₆ - logic 0
S₅ - indicates condition of IF flag bits
S₄, S₃ - indicates which segment is accessed during current bus cycle

S ₄ S ₃	Function
0 0	extra segment
0 1	stack segment
1 0	code/no segment
1 1	Data segment.

* Bus High Enable S_7 : Pin 34 (\overline{BHE} / S_7)

Enables most significant data bits
 $D_{15} - D_8$ during read (or) write operation.
 S_7 - always 1.

$BHE \#$, AD:

0, 0, 0, 0, 0, 0

0, 0 : whole word (16 bits)

0, 1 : High byte to / from odd address

1, 0 : Low byte to / from

1, 1 : No selection.

* Min/Max mode : Pin 33 (MN/MX)

Maximum mode : 0V

Minimum mode : +5V

Minimum mode Pins \rightarrow Pin Q4 to Pin 8.

* Read signal : Pin 30 (\overline{RD})

* Write signal : Pin 29 (\overline{WR})

* Memory (n)(I/O) : Pin 28 (M1 \overline{IO})

* Data transmit/receive : Pin 27 (DT1 \overline{R})

* Data Bus enable : Pin 26 (\overline{DEN})

* Status signal : Pin 26 to Pin 28 ($\overline{S}_6, \overline{S}_1, \overline{S}_2$)

Inputs to 8288 to generate eliminated

signals due to max mode.

S_2, S_1, S_0

000 - INTA

001 - read I/O port

010 - write I/O port

011 - halt

100 - code access

101 - read memory

110 - write memory

111 - none - passive

* Lock Output: Used to lock pins period by the system.

Activated by using the Lock; Prefix on any instruction.

Lock output (LOCK) - Pin 29.

DMA Request / Grant - Pin 30 & Pin 31

* Queue Status: Pin 24 and Pin 25

Used by numeric co-processor (8087)

Q51 Q50

00 - Queue is idle

01 - First byte of opcode

10 - Queue is empty

11 - Subsequent byte of opcode

ADDRESSING MODES

The way in which the processor gets data from the user is called Addressing mode.

It can get data from different sources

Registers

by instructions.

We can also get addressing modes on the basis in which the operand of an instruction is specified.

DIFFERENT ADDRESSING MODES:

8086 provides different addressing modes for Data, Program and stack memory.

ADDRESSING MODES FOR DATA MEMORY:

i) Implied Addressing Mode:

The operand is specified in the instruction itself.

The 8 bit or 16 bit data is a part of Instruction.

Zero address instruction are formed with implied addressing mode.

Example:

CLC - The instructions sets the carry flag to zero

STC - sets the carry flag

CLD - clear the direction flag.

2) Immediate Addressing Mode:


In this mode, data is placed in address field of instruction
Designed as one address instruction format.

Eg

MOV AL, 35H → Moves data 35 to AL register

MOV BX, 1234H → Moves 1234 immediately into BX register.

Instruction




data is directly stored in operand

3) Register Mode:

In this mode, operand is placed in 8-bit or 16-bit register.

The register is specified in the instructions.

Instructions



Eg:

MOV AX, CX → Moves data of CX register into AX register.


MOV CL, DL → Moves data of DL into CL register

A) Direct Addressing mode: (Absolute)

Operands address is given in the instruction on an 8-bit.

In the mode the 16-bit address of data is a part of instruction.

Instruction



Eg: ADD, AL, [0301] → Add the data of offset address 301 to the contents of AL

MOV CL, [4321H] → Moves data from location 4321H in the segment into CL.

The physical address is calculated as DS*10_H + 4321

$$\text{Assume } DS = 5000H, \therefore PA = 5000H + 4321H = 54321H \\ CL = [54321 H]$$


b) Indirect Addressing Mode.

i) Register Indirect Addressing mode.

The data (operand) will be placed in the memory location.

The address of memory will be placed in register.

The register will be part of instruction.




Eg. MOV AX, [BX] → Move the contents of memory location's address placed in Register BX to Register AX.

$\text{Mov BBP}, CL \rightarrow$ Move a byte from CL into the location pointed by BP in stack frame.

ii) Indexed Addressing Mode:

Operands address is the sum of the content in Index register SI or DI, and an 8-bit or 16-bit displacement.




Eg

Mov AX, [SI+8]

iii) Base Addressing Mode

Effective address is obtained by adding base register value to index register SI or DI, (BX) or (BP) . Eg. ADD AX,

$[SI + BX]$



DATA TRANSFER INSTRUCTIONS

General - purpose byte or word transfer instruction:

Mnemonic

Description

MOV	Copy byte or word from specified source to specified destination.
PUSH	Copy specified word to top of stack.
POP	Copy word from top of stack to specified location.
PUSHA	(80186 80286 only) Copy all registers to stack.
POPA	(80186 80286 only) Copy words from stack to all registers.
XCHG	Exchange bytes or exchange words.
XLAT	Translate a byte in AL using a table in memory.

Simple input and output port transfer instructions:

IN	Copy a byte or word from specified port to accumulator.
OUT	Copy a byte or word from accumulator to specified port.

Special address transfer instructions:

LEA	Load effective address of operand into specified register.
LDS	Load DS register and other specified register from memory.
LFS	Load FS register and other specified register from memory.

Flag transfer instruction:

LAHF	Load (copy to) AH with the low byte of the flag register.
SAHF	Store (copy) AH register to low byte of flag register.
PUSHF	Copy flag register to top of stack.
POPF	Copy word at top of stack to flag register.

ARITHMETIC INSTRUCTIONS

Addition instructions:

ADD Add specified byte or specified word to word.

ADC Add byte + byte + carry flag or word + word + carry flag.

INC Increment specified byte or specified word by 1.

AAA ASCII adjust after addition.

DAA Decimal (BCD) adjust after addition.

Subtract instructions:

SUB Subtract byte from byte or word from word.

SBB Subtract byte and carry flag from byte or word and carry flag word.

DEC Decrement specified byte or specified word by 1.

NEG (Negative) Negate - invert each bit of a specified byte or word and add 1 (form 2's complement).

CMP Compare two specified bytes or 2 specified words.

AAS ASCII adjust after subtraction.

DAS Decimal (BCD) adjust after subtraction.

Multiplication instructions:

MUL Multiply unsigned byte by byte or unsigned word by word.

IMUL Multiply signed byte by byte or signed word by word.

AAM ASCII adjust after multiplication.

Division instructions:

DIV Divide unsigned word by byte or unsigned double word by word.

IDIV Divide signed word by byte or signed double word by word.

AAD ASCII adjust before division
Fill upper byte of word with copies of sign bit of lower byte.

CBW Fill upper byte of word with sign bit of lower word.

BIT MANIPULATION INSTRUCTIONS

Logical Instructions

NOT Invert each bit of a byte or word.

AND AND each bit in a byte or word with the corresponding bit in another byte or word.

OR OR each bit in a byte or word with the corresponding bit in another byte or word.

XOR Exclusive OR each bit in a byte or word with the corresponding bit in another byte or word.

TEST AND operands to update flags, but don't change operands.

Shift Instructions:

SHL/SAL Shift bits of word or byte left, put zero(s) in LSB(s)

SHR Shift bits of word or byte right - put zeroes in MSBs

SAR Shift bits of word or byte right, copy old MSB into new MSB

Set ZF if both new MSB and old MSB are zero
Set CF if new MSB is a 1 else 0
Set OF if sign of new MSB is different from old MSB

Rotate instructions:

ROL Rotate bits of byte or word left, MSB to LSB and to CF.

ROR Rotate bits of byte or word right, LSB to MSB and to CF.

RCL Rotate bits of byte or word left, MSB to CF and CF to LSB.

RCR Rotate bits of byte or word right, LSB to CF and CF to MSB.

STRING INSTRUCTIONS

REP An instruction prefix. Repeat following instruction until CX=0.

REPNE|REPZ An instruction prefix. Repeat instruction until CX=0 or zero flag ≠ 1.

REPNE|REPNEZ An instruction prefix. Repeat until CX=0, ZF=0.

MOVSB|MOSWB|MovSW Move byte or word from one string to other.

CMPS|CMPSB|CMPSW Compare two strings byte or two string word.

INSL|INSB|INSW (80186/80188) Input string byte or word from port.

OUTS|OUTSB|OUTSW Output string byte or word to port.

SCAS|SCASB|SCASW Scan a string, compare string byte with byte in AL or a string word with a word in AX.

LODS|LODSB|LODSW Load string byte into AL or string word into AX.

STOS|STOSB|STOSW Store byte from AL or word from AX into string.

PROGRAM EXECUTION TRANSFER INSTRUCTIONS:

Unconditional transfer instruction:

CALL call a procedure save return address on stack.

RET Return from procedure to calling program.

JMP Go to specified address to get next instruction.

Conditional transfer instructions:

JC jump if carry CF = 1

JE/JZ jump if equal | jump if ZF = 1

JNC Jump if no carry (CF = 0)

JNE/JNZ jump if not equal | jump if not ZF = 0.

JNO jump if no overflow flag = 0.

Iteration control instructions:

LOOP → loop through a sequence of instructions with CF = 0

LOOPE/LOOPZ loop through a sequence of instructions while
ZF = 1 & CF ≠ 0.

LOOPNE/LOOPNZ → while ZF = 0 & CX ≠ 0.

JCXZ → jump to specified address if CX = 0.

Interrupt instructions:

INT . Interrupt program instructions execution, call service procedure

INTO Interrupt program execution if OF = 1

IRET Return from interrupt service procedure to main program

PROCESSOR CONTROL INSTRUCTIONS:

Flag set / clear instructions:

STC set CF to 1

CLC set CF to 0

CMC complement the state of CF

STD set DF to 1 (decrement string pointer)

CLD clear DF to 0.

STI set IF to 1 (enable INTR input)

CLI set IF to 0 (disable INTR input)

External hardware synchronization instruction.

HLT	Halt (do nothing) until interrupt or reset.
WAIT	Wait (do nothing) until signal on the TEST pin.
ESC	Escape to external coprocessor such as 8087/89.
LOCK	Prevents another processor from taking the bus while the adjacent instruction executes.
NOP	No operation instruction → no action except delay and decode.