



**VIT**  
Vellore Institute of Technology  
(Deemed to be University under section 3 of UGC Act 1956)



## Test : CAT-I / CAT-II / Mid-Term

Register No.: **19HID0020**

Course Code: **CSI 2006** Class NBR: **VL2021 220502134**

Student's Name: Mr/Ms. **PRASHANTH S**

Course Title: **MICROPROCESSOR AND INTERFACING**

Programme: **DATA SCIENCE** School: **SCOPE**

Faculty Name: Prof.: **Mr. P. Nagesh**

Slot: **F1** Session: **FN/AN/EVN**

Date of Exam: **1/4/22** No. of pages written: **11**

**S. PULL.**  
Signature of the Student

**[Signature]**  
Signature of the Invigilator:  
Name / Emp. ID of the Invigilator: **11976**

Q No.	Marks	Q No.	Marks	Q No.	Marks	Q No.	Marks	Q No.	Marks
1	09	9		17		25		33	
2	08	10		18		26		34	
3	08	11		19		27		35	
4	08	12		20		28		36	
5	08	13		21		29		37	
6		14		22		30		38	
7		15		23		31		39	
8		16		24		32		40	
Sub-Total	241	Sub-Total		Sub-Total		Sub-Total		Sub-Total	

Grand Total Marks :



Evaluator's Signature

Date : .....

Evaluator's Name : Prof. ....

Marks In Words .....

## 2) 8251 A [UART]

↳ transmitten

↳ even parity enabled

↳ 2 stop bits

↳ 8 bit character length

↳ frequency  $\Rightarrow 160 \text{ kHz}$

↳ Baud rate  $\Rightarrow 10 \text{ k}$

string

MICROPROCESSOR

2000 to 5000M

M  $\Rightarrow 77$

$(77)_{10} \Rightarrow$

A  $\rightarrow 65$   
B  $\rightarrow 66$   
C  $\rightarrow 67$   
D  $\rightarrow 68$   
E  $\rightarrow 69$   
F  $\rightarrow 70$   
G  $\rightarrow 71$   
H  $\rightarrow 72$   
I  $\rightarrow 73$   
J  $\rightarrow 74$   
K  $\rightarrow 75$   
L  $\rightarrow 76$   
M  $\rightarrow 77$   
N  $\rightarrow 78$

### \* Baud rate index:

D <sub>1</sub>	D <sub>0</sub>	
0	0	$\rightarrow X$
0	1	$\rightarrow 2$
✓ 1	0	$\rightarrow 16$
1	1	$\rightarrow 64$

$$\text{Baud rate index} \left\{ \begin{array}{l} \text{Frequency} \\ \text{Baud Rate} \end{array} \right\} \Rightarrow \frac{160 \times 10^3}{10 \times 10^3} \Rightarrow 16$$

### \* stop bits

D <sub>7</sub>	D <sub>6</sub>	
0	0	$\rightarrow X$
0	1	$\rightarrow 1 \text{ bit}$
1	0	$\rightarrow 1 \frac{1}{2} \text{ bit}$
✓ 1	1	$\rightarrow 2 \text{ bit}$

### \* string character:

D <sub>3</sub>	D <sub>2</sub>	
0	0	$\rightarrow 5 \text{ bit}$
0	1	$\rightarrow 6 \text{ bit}$
✓ 1	0	$\rightarrow 7 \text{ bit}$
1	1	$\rightarrow 8 \text{ bit}$

control word format

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	1	1	1	1	1	1	0

### \* Parity Enable / Disable

$D_4 \Rightarrow 1$   $\rightarrow D_4 \Rightarrow 0$

### \* Even Parity / Odd Parity

$D_5 = 1$   $\rightarrow D_5 = 0$

ALP program to transmit the data:

START: MOV AX, @2000  
 MOV DS, ~~AX~~

DS  $\Rightarrow$  Data Segment  
 SI  $\Rightarrow$  Segment Register.

DS	SI
2000	5000

MOV SI, 5000

MOV CL, 64H

MOV AL, FE

CL	AL	TOH
64	FE 11H	FE

OUT TOH, FEH

MOV AL, 11H

BAIT: IN AL, TOH

AND AL, 0H

JZ BAIT

Every character is waiting  
 even  $\Rightarrow$  keeps on looping  
 [Jump if equal to zero]

MOV AL, [SI]

OUT TOH, AL

INC SI

DEC CI

} Moving to the next character

Each and every character after waiting it is transmitted.

JNZ BAIT

[Jump if Not Equal to zero]

MOV AH, 4CH

INT 21H

} halt the program

END:


Code END

} End of the program



#### 4) Analog to Digital Converter

8255 (Programmable Parallel Port) device is used for these analog to digital conversion.



\* The input digital analog signal is converted into digital signals with the help of voltage divider and the comparator.

\* Input analog signal : non-inverting input of the comparator.

Reference voltage : inverting input of the comparator.

↑  
provides  
voltage divider

- \*) The voltage divider is the major and key aspect of this conversion.
- \*) operational amplifiers with feedback  $\rightarrow$  Digital to analog conversion
- \*) comparator  $\rightarrow$  analog to Digital conversion.
- \*) The sensitivity and speed of the comparators are quick and rapid which serves these purpose.
- \*) The reference voltage must be provided with adequate resistors of each  $10k\Omega$  which gives input to inverting input of the comparator.
- \*) The voltage must be provided properly.
- \*) If the incoming input voltage  $>$  reference voltage ; then the comparator (i.e at non-inverting input) (inverting input) remains high.

For eg: input voltage is  $3V$ .

$3V > 3V$	$\times$	$A_0 \rightarrow$ -ve
$3V > 2V$	$\checkmark$	$A_1 \rightarrow$ high
$3V > 1V$	$\checkmark$	$A_2 \rightarrow$ high

## 5) 8259 Programmable interrupt Controller:

### Interrupt:

- \* An interrupt is a stop signal / pause signal which is requested by the peripheral devices.
- \* These requests will not be sent immediately to the CPU; they will be served by interrupt controllers and they only send these interrupt controller requests to the CPU.
- \* Once the CPU grants  $\Rightarrow$  interrupt occurs  
CPU not grant  $\Rightarrow$  No interrupt.

1  $\Rightarrow$  level triggered  
0  $\Rightarrow$  edge triggered.

ICP<sub>1</sub>

A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	1	LTN	AD	SNGL	IC <sub>4</sub>

A<sub>5</sub>, A<sub>6</sub>, A<sub>7</sub>  
interrupt  
signals.

1  $\Rightarrow$  interval of 4 bytes  
0  $\Rightarrow$  interval of 8 bytes

0  $\Rightarrow$  ICP<sub>4</sub>  
1  $\Rightarrow$  ICP<sub>1</sub>

1  $\Rightarrow$  single mode  
0  $\Rightarrow$  cascaded mode.

ICP<sub>2</sub>

A	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	T <sub>7</sub>	T <sub>6</sub>	T <sub>5</sub>	T <sub>4</sub>	T <sub>3</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>

## IC13

### Master Mode

A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>

$S_N \Rightarrow 0$  (Slave Mode)

$S_N \Rightarrow 1$  (Master Mode)

### Slave Mode

A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	0	0	0	0	ID <sub>2</sub>	ID <sub>1</sub>	ID <sub>0</sub>

## IC14

A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	0	0	0	<del>SPNN</del>	BUF	M/S	AE	MPN
							0/1	


$1 \Rightarrow$  Master  
 $0 \Rightarrow$  slave

BUF  $\Rightarrow 1 \Rightarrow$  ~~Slave~~ slave mode

BUF  $\Rightarrow 0 \Rightarrow$  Master Mode




3) 8255 programmable parallel port:





Bit set / Reset control word



Bit flag  
set ≥ 0  
reset ≥ 1

Bit signal

B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	0	-	0	-	0	-
0	0	-	-	0	0	-	-
0	0	0	0	-	-	-	-

- \* The entire process takes parallelly and not sequentially.
- \* This indicates that the controllers are independent to each other.
- \* Read / Write logic is connected to Group-B and Group A controller.
- \* Then it also connected to Group-A ; Group C  
Port-A Port-C

then to Group B ; Group C  
Port-B Port-C

- \* All the port segments individually receives the input.
- \* These all the signals are covered by the internal bus.

- 1)  $\hookrightarrow$  frequency of the timer  $\rightarrow 1.5 \text{ MHz}$   
 $\hookrightarrow$  square wave of  $3 \text{ ms}$ .


Frequency  $\rightarrow \frac{1}{\text{Time period}}$

$$T \Rightarrow \frac{1}{F} \Rightarrow \frac{1}{1.5 \times 10^6} \Rightarrow 0.66 \times 10^{-6} \text{ s}$$

$$\text{Number of count} \Rightarrow \frac{3 \times 10^{-3}}{0.66 \times 10^{-6}} \Rightarrow 4.54 \times 10^3 \Rightarrow 4540$$


$\therefore$  If the wait is for  $3 \text{ ms}$ ; then the counter must go from  $4540$  to  $0$ .

Eg: count = 5 MODE0 operation



- \*) Once WR receives 5; it decrements the count from 5 to 0.
- \*) The point where WR falls to 0; the out is 1 (interrupt occurs)
- \*) During the entire process Gate must be in high state.
- \*) If gate goes to 0; then WR will Not decrement

## MODE-1 operation



Count=4 Even then  $\frac{N}{2}$  signals in high and low state

$$\frac{N-1}{2} \quad \frac{4}{2} \Rightarrow 2$$

$N+1$

Count=5 Odd then  $\frac{N-1}{2}$  signals in low state

$$\frac{N+1}{2} \text{ signals in high state}$$

## ALP program

START: MOV AL, 37H  
OUT 46H, AL

control word register

MOV AL, 00

OUT 40H, 00

LSB

Counter-0

MOV AL, 15

OUT 40H, 15

MSB

MOV AH, 4CH

INT 21

halting the code

Counter-0 40H

Counter-1 42H

Counter-2 44H

Counter-3 46H

(control word register)

END:

End