



INTERNAL BLOCK DIAGRAM (8086) 05-01-2022



internal Architecture → BIU ↗ a independent functional units
 → EU.

BIU

- BIU fetches the instructions / data from memory / I/O.
- writes the data to memory.
- writes the data to I/P / O/P ports.
- reads data from ports.



3 functional parts. → Instruction Pointer (IP)

→ Segment register

→ instruction queue.

(2)

control is not under programmer.

- ① **IP**: 16 Bit register that keeps address of mem location of coming instruction to be executed (next)
- ② **Segment registers**: memory space (1MB) of 8086 is segmented, divided into 4 blocks. Each block is specified by register with maximum size 64KB.

CS	code segment
ES	extra segment
SS	stack segment
DS	data segment

- ③ **Instruction queue**: BIU performs its operation in parallel with EU. BIU fetches instruction byte while execution unit is executing operations. prefetched instruction is saved in group of high speed registers. Known as instruction queue

EU.

- To tell BIU where to fetch the instruction / data frame.
- To decode the instruction
- To execute the instruction.
- EU contains control circuitry to perform various internal operations.

5 functional parts:

- General purpose registers
- pointer & indexed registers
- ALU
- flag registers
- timing & control unit

(3)

→ ① **GPU**: 8086 mp consists of 4 GP (16-Bit each).

AX
BX
CX
Dx

used for as temp. registers.

These 16 Bits registers can be divided into
 AH, AL, BH, BL, CH, CL, DH, DL
 AX BX CX DX
 (accumulator) (Base register) (counter) (data reg)
 also serves as shift/rotate operations
 address register used to point in I/O operations
 (multi/divi)

H: High order
 L: Low order

→ ② **Pointer & index reg.**: 8086 has 2 pointers & 2 index registers

Stack Base Source destination
 Pointer Pointer Index index.
 SP BP SI DI

→ ③ **ALU**: arithmetic logic unit (16 Bit)


Performs arithmetic and logical operations of 8-Bit &
 16 Bit operations.

→ ④ **flag**: 16 Bit flag register. (7 flags are unused)

we use 9 flags. → status flag (6 status flags)
 → control flag. (3 control flags)

⑥ Status flags: carry, auxiliary carry, zero, sign, parity, overflow

⑦ Control flags: direction, interrupt enable, Trap



⑤ **Timing & control**: the C.U of E.U directs all internal operations & also responsible for generation of control signals.


- (4)
- ① BIU outputs the content of IP onto the address Bus, this will cause selected byte or word to be read into BIU
 - ② IP is incremented by 1 to prepare for the next instruction fetch.
 - ③ once fetched inside BIU, it is passed on to the queue
 - ④ EU draws this instruction from queue & begins execution.
 - ⑤ while EU is executing the current instruction, the BIU proceeds to fetch new instruction.

7 3 conditions that will cause EU to enter "wait mode".

- ① when an instruction requires access to memory location not in queue
- ② jump instructions are executed.
- ③ slow to execute
eg: AAM → requires 83 clock cycles to complete
(Advanced acoustic model)

→ Addressing Modes

- way in which the processor gets data from the user is called addressing modes
- processor can get data from various sources
 - register
 - by Instruction
- we can also refer addressing mode as the way in which operand of an instruction is specified.



8 diff addressing modes

- ① immediate
- ② register
- ③ direct
- ④ register indirect

- ⑤ Based
- ⑥ Index
- ⑦ Based - Index
- ⑧ Based - Index with displacement

→ Implied mode

operand is specified in instruction itself.

8 bit / 16 Bit data is a part of instruction.

Zero address instruction are framed with implied addressing mode

No operand instruction:

data	instr.
------	--------

field eg: PUSH, CLC (reset carry flag to zero)


① IMMEDIATE

data is placed in address field of instruction.

designed as 1 add. instruction format

(3)

eg: Instruction



data is
directly stored as operand.

8 Bit register

eg. MOV AL, 35H


AL \leftarrow AL + 35H

moves data 35 to AL register

limitation: Range of data is limited by size of address field.

② REGISTER

In this mode operand is placed in 8 bit / 16 bit register.
register is specified in instr.

eg. MOV AX, CX^{16Bit}

move the contents of CX register to AX register


③ DIRECT REGISTER INDIRECT

INDIRECT: requires 2 references
① to get effective address
② to access the data

data (operand) will be placed in the memory location.



address of memory will be placed in register.

register will be part of instruction.

eg: MOV AX, [BX]^{add}

move contents of mem. location add.

placed in register BX to register AX.



(effective address is placed in mem & add of mem
is part of instruction)

④ INCREMENT MODE

address of operand is placed in register specified in instruction.
after accessing the operand, address in register is incremented to point the next memory location.

e.g. ADD R1, (R2)+
or
 $R2 = R2 + d$.
 $R1 = R1 + M[R2]$.

auto increment /decrement mode are same, implementation depends on requirements

POP → decrement mode
PUSH → increment mode

useful for stepping through arrays in a loop


→ R2 is start add $d \rightarrow$ size of mem. element

ADD R1, -(R2)

or
 $R2 = R2 - d$
 $R1 = R1 + M[R2]$

⑤ DIRECT

(effective address of memory loc is written directly in instruction)
Operands address is given in instruction as 8 bit/16 bit elements
In this mode the 16 bit address of the data is part of instr.




0: direct
1: indirect

e.g. ADD AL,[030L] address

add contents of offset address 30L to contents to AL

⑥ INDEX


Operands add in sum of content in Index register SI or DI & an 8 Bit / 16 Bit displacement



eg: `MOV AX, [SI+05]`

⑦ BASED - INDEX

Effective address is obtained by adding base register value to index register (SI or DI) + (BX or BP)




~~eg: MOV AX, [BX+05]~~

eg: `ADD AX, [SI+BX]`

⑧ BASED

offset add of operand is computed by summing up base address to 8/16 bit displacement.

eg: `MOV DX, [BX+04]`




(16)

⑨ BASED - INDEXED - DISPLACEMENT

operands offset is computed by adding the base register content + content of index reg & 8/16 Bit displacement.

e.g. MOV AX, [BX+DI+08]

ADD CX, [BX+SI+16]



3-Bus system Architecture

12-01-2022

- Microprocessor is a very simple machine that endlessly follows the sequence
 - ① Fetch the next instruction in sequence from memory
 - ② Execute the instruction
 - ③ Go to step 1
- Fetch - Memory - read operation
 - ① (Byte or word pointed by PC) is transferred from memory to instruction register in CPU.
- Execution - requires additional memory read includes
 - ② memory write an I/O read and I/O write, an internal CPU activity.
 - ③
 - ④
 - ⑤ we don't need bundle of wires bus

1,2,3,4 → we need bus to communicate

(BUS) — 3 set of wire. (transfer data b/w CPU, mem & I/O units)


address bus
control bus
data bus

Bus cycle Timing

- Each cycle begins with the output of memory / I/O port address during the T1 clock edge cycle.
- parallel lines indicate that some of the lines are assumed to be high and others low. (out of 20 lines)
- examining address lines only it is not possible to determine if this is a memory or an I/O address.
- unable to tell the direction of data flow
 - ∴ Control Bus is required
 - ↓
 - read side Mem to processor
 - write side processor to Mem

Mem - memory processor or
processor to mem

19



- **T4**: MP expects the data to be on data bus lines. latch the contents of these lines, release **MEMR** - control signal
- Control bus consists of 4 active low signals

MEMR (memory read)

MEMW (memory write)

IOR (I/O read)

IOW (I/O write)

- **T1** Processor outputs 20 bit address.
- **T2** the **MEMR** control line is driven low → data won't be placed on data line at T2, it will only search the loc of data's present for memory unit recognizes this bus cycle as a memory read. 20 bit address given prepares to place addressed byte or word onto the data lines.
- **T3** MP configures its data bus lines for input.

LOOKUP data byte or word


Read Cycle.

Read cycle during diagram.

Lab.

13-01-2002


Software model of 8086 microprocessor



Pin diagram

- 8086 is 1ST processor available in 40 pins

address → 20 bit
data → 16 bit




during 1ST clock cycle it carries 4 bit address.

after that for remaining time it acts as Status Signal s.

(21)

8086 - 40PIN DIP (dual in package)

PIN DIAGRAM



BHE: Bus high enable (used to distinguish b/w low byte & high Byte for 16 bit external data bus)

READY: used to activate low active signals & insert wait statements

RESET: when this signal is high: CS: FFFF

IP: 0000

DS, ES, SS: 0000.

Instruction queue → empty

all flags are cleared.

CLK: clock signal

this pin is connected to clock generator. 8284

BHE	AO	
0	0	→ 16 BIT
0	1	→ 8 BIT
1	0	→ 8 bit
1	1	→ idle

22

NMI: non-maskable interrupt
we cannot discard, when it comes to processor, it has to
~~execute~~ execute NMI first then goes to INTR.

INTR: interrupt

(NMI has highest priority than INTR)

MN/MX: minimum/maximum mode

if $MN/MX = 0 \rightarrow$ maximum mode

$MN/MX = 1 \rightarrow$ minimum mode

GND: Ground pin (-ve terminal)

Vcc: power supply (+ve terminal) $5V \pm 10\%$

ALE: address latch enable

when high multiplexed address / data bus contains address info.

(as we want chip to be small & efficient, so we provide multiple function to ~~one~~ few pins)

(at one time - one function will be active)

(no pin can perform multiple function at same time).

INTA: interrupt acknowledge

when interrupt is received processor should acknowledge that I am going to serve your interrupt

HOLD, direct memory access (b/w mem → I/O)
hold

HLDA if we want to transfer data without involving CPU, then hold acknowledgement System bus hand over to DMA.

(23) S6: logic 0

S5: indicates condition of IF flag bits

S4-S3: indicates which segment is accessed during current bus cycle

S4 S3

- 0 0 → extra segment
- 0 1 → stack segment
- 1 0 → code / no segment
- 1 1 → data segment

S2 S1 S0

- 0 0 0 → INTA
- 0 0 1 → read I/O
- 0 1 0 → write I/O
- 0 1 1 → halt
- 1 0 0 → code access
- 1 0 1 → read memory
- 1 1 0 → write memory
- 1 1 1 → non-passive

S7: always 1.

(RD) : read signal

(WR) : write signal

M/I/O : memory or I/O

DT/R : data transmit/
receive

DEN : data bus enable.

Control Signals.
(minimum mode)

LOCK : used to lock peripherals off the system.

activated by using the **LOCK**: (prefix on any instruction)

RQ/GT₀
RO/GT₁

: DMA request/Grant

QSO
QSI

: queue status

QSI QSO

- 0 0 → queue is idle
- 0 1 → first byte of opcode
- 1 0 → queue is empty
- 1 1 → subsequent byte of opcode

Q4

DOS Box

- model small
- stack 64
- data datatype
A db 03h 8 bit
- code

mov ax, @data

mov ds, ax

data segment

lea si, A

mov bl, [si] - indexmov al, 0001h - immediate

repeat:

mul bl ③

dec bl ②


cmp bl, 00h - 2 == 0x

jnz repeat

mov ah, 4ch

int 21h

end



-d ds: 000A
will display
value at A

→ flag register 8086.

Q if AL = 7F, use instruction ADD AL, 01. What will be result?

how the 6 status flags gets affected?

7F hex
In decimal $\rightarrow 7 \times 16 + 15 \times 16^0 = 127$
↓ In binary

$$\begin{array}{c} 0111 \\ \text{Nibble} \\ \text{higher} \end{array} \quad \begin{array}{c} 1111 \\ \text{mibble (lower)} \end{array} \quad \begin{array}{l} \xrightarrow{\text{in decimal}} 0 \times 2^7 + 1 \times 2^6 + 1 \times 2^5 + 1 \times 2^4 + \\ 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \\ \Rightarrow 0 + 64 + 32 + 16 + 8 + 4 + 2 + 1 \Rightarrow 127 \end{array}$$

$$7F + 01 \rightarrow \begin{array}{r} 0111 \\ + 0000 \\ \hline 0111 \end{array} \quad \begin{array}{l} \text{carry from lower nibble to higher nibble} \\ \text{then } AF=1 \end{array}$$

SF ① 000 000 0
D7 D6 D5 D4 D3 D2 D1 D0 → 80 hex. (80H)

status flags: AF, ZF, SF, PF, OF, CF
 ↓ auxillary ↓ zero ↓ sign ↓ parity ↓ overflow ↑ carry flag
 assuming (even)

	R	C
0 - 0	0	0
0 - 1	1	0
1 - 0	0	0
1 - 1	0	1
1 + 1	1	1

If our ans exceeds $\pm \frac{2^n - 1}{2}$ then overflow = 1, else overflow = 0.

here $\pm \frac{2^8 - 1}{2}$, $+127 / -127$

but 80H → -128 ∴ overflow = 1

$$\begin{array}{r} 1000\ 0000 \\ \text{range} \\ \text{1's complement: } 0111\ 1111 \\ \hline 1000\ 0000 \text{ is } -128 \end{array}$$

Q MOV AL, 05

NEG AL

$$\begin{array}{r} D_7 D_6 D_5 D_4 \\ \rightarrow 0000 \\ \ominus 0000 \\ \hline 0101 \end{array} \quad \begin{array}{r} D_3 D_2 D_1 D_0 \\ 0000 \\ \oplus 1011 \\ \hline 1111 \end{array}$$

= -5H.

	R	B
0 - 1	1	1
1 - 0	1	0
0 - 0	0	0
1 - 1	0	0

AF = 1

ZF = 0

CF = 1

OF = 0

even

PF = 1

SF = 1

$$\begin{array}{r} 1011 \\ \text{- 0100} \\ \hline 1111 \end{array} \quad \begin{array}{l} \text{1's complement} \rightarrow 0000\ 0100 \\ + 1 \\ \hline 0000\ 0101 \end{array}$$



1111 1011 → -5

19-01-2022

Segment Registers

8086 MP is integrated to 1 MB of memory.

out of 1 MB only 4 segments are accessed. (256 kB is used)



Size of each segment: $64\text{ kB} = 2^6 \times 1024$, 2^{16} Bytes

to convert
16 Bit add \rightarrow 20 Bit address

(we need to append 0000)
LSB

Top add of core segment \rightarrow B3FF0 + $2^{16}/FFFF$ \Rightarrow

B3FF0
FFFF
C3FFF

Bare location displacement/offset

52B90
FFFF
G288F

0101 0010 1011 1001 0000
+ 1111 1111 1111 1111
0110 0010 1011 1000 1111

6 2 8 F

If IP = 1000H CS = B3FFH

physical add \rightarrow B3FFH B3FF0
1000 {

1011 0011 1111 1111 0000
0001 0000 0000 0000 0000
1011 0100 1111 1111 0000
B 4 F F 0

Q7 what physical mem. location is accessed by instruction

MOVE [BP], AL if BP = 2C30H.

assume segment definition given above.

We have to store value in AL in BP, / at location [BP].

default: Segment register → STACK SEGMENT

Base → 5D240.

physical mem: 5D240

2C30

5FEAO

6D26F

AL value

5FEAO

5D240

↓
Stack. segment

at this location, AL value is stored.




Table : Segment register assignments .

<u>type of mem ref</u>	<u>default segment</u>	<u>alternate segment</u>	<u>offset (logical address)</u>
instruction fetch	CS	none	IP
stack operation	SS	none	SP
General data	DS	CS,SS,ES	effective address
String source	DS	CS,SS,ES	SI
String destination	ES	none	DI
BX used as pointer	DS	CS,ES,SS	Effective address
BP used as pointer	SS	CS,ES,DS	Effective address

Lab 1.

→ write an ALP to find largest number in array

input → count (n)

A[0] = 03

A[2], 09

A[1] = 05

A[3], 08

Code

.model small

.stack 64

.data

base address

.code

start: Mov ax, @data

Mov ds, ax ← entering count value

Mov si, 3000h ← offset

Mov di, 3500h ← destination

Mov cl, [si] ← count value

Mov Eh, 00h

Inc si ← first element place

Mov al, [si] ← move first element

Dec cl ← output. 1 element is moved

Inc si ← 2nd element place cheyadani ki

next: [Cmp al, [si]]

compare value in register & value in memory

Jnc fit

if al > [si] else

Mov al, [si]

fit: Inc si

loop next

Mov bl, al

Jc if we want smallest number

hlt

end .

masm file.asm

link file.obj

debug file.exe

(+) to trace

-e ds:3000

3000 n1 n2 n3 n4
space

36.04 20.05 17.07 F9.09 35.06

loop operations are applied

CX register on whole

CH. 0000 write it with

read to

diff value in


count

-d ds: 3000


(will show previous
values stored)

24-01-2022.


Rotate Instructions




rotate left through carry (RCL)



rotate right through carry (RCR)



rotate left without carry (ROL)




rotate right without carry (ROR)

& determine contents of registers AX, BX, CL after following program is run.

```
MOV CL, 3  
MOV AX, 7FH  
MOV BX, 0505H  
ROL AX, CL  
AND AH, BH  
OR BL, AX
```

→ MOV CL, 3
AX, ??? BX, ??? CX = ?? 03
→ MOV AX, 7FH
AX = 007F BX = ??? CX = ?? 03
→ MOV BX = 0505H
AX = 007F BX = 0505 CX = ?? 03
→ ROL AX, CL

as CL = 3
we need 3 times



20

→ after ROL AX, CL

$$AX = 03F8 \quad BX = 0505 \quad CX = 0103$$

→ AND AH, BH

(higher order) first 8 bits

AND

$$\begin{array}{r}
 0000 \ 0011 \\
 0000 \ 0101 \\
 \hline
 0000 \ 0001 \\
 \end{array}$$

$$\therefore AX = 01F8 \quad 0505 \rightarrow BX \quad CX = ??03$$

→ OR BL, AL




lower order (last 8 bits)

$$\begin{array}{r}
 1111 \ 1000 \\
 0000 \ 0101 \\
 \hline
 1111 \ 1101 \\
 \end{array}$$



$$AX = 01F8 \quad BX = 05FD \quad CX = ??03$$

Shift instruction (sign remains constant)

31-01-2022



Q Consider a data byte **C0H**. Apply SAL.



i.e. out of range: overflow condition.

what is content of register BL after following instructions are executed?

MOV BL, B2H

MOV CL, 2

SAR BL, CL

